PM0215 datasheet(64/91 Pages) STMICROELECTRONICS

64 / 91 page

The STM32 Cortex-M0 instruction set

PM0215

64/91

Doc ID 022979 Rev 1

3.7.5

ISB

Instruction synchronization barrier.

Syntax

ISB

Operation

ISB acts as an instruction synchronization barrier. It flushes the pipeline of the processor, so

that all instructions following the ISB are fetched from cache or memory again, after the ISB

instruction has been completed.

Restrictions

None

Condition flags

This instruction does not change the flags.

Examples

ISB

; Instruction Synchronisation Barrier

3.7.6

MRS

Move the contents of a special register to a general-purpose register.

Syntax

MRS Rd, spec_reg

where:

●

‘Rd’ is the general-purpose destination register.

●

‘spec_reg’ is one of the special-purpose registers: APSR, IPSR, EPSR, IEPSR,

IAPSR, EAPSR, PSR, MSP, PSP, PRIMASK, or CONTROL.

Operation

MRS stores the contents of a special-purpose register to a general-purpose register. MRS

can be combined with the MSR instruction to produce read-modify-write sequences, which

are suitable for modifying a specific flag in the PSR. See MSR on page 65.

Restrictions

Rd must not be SP or PC.

Condition flags

This instruction does not change the flags.

Examples

MRS

R0, PRIMASK

; Read PRIMASK value and write it to R0

PM0215 bảng dữ liệu(PDF) 64 Page - STMicroelectronics

PM0215 bảng dữ liệu(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL