công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

GMS81C2012 bảng dữ liệu(PDF) 46 Page - Hynix Semiconductor

tên linh kiện GMS81C2012
Giải thích chi tiết về linh kiện  HYUNDAI MICRO ELECTRONICS 8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  HYNIX [Hynix Semiconductor]
Trang chủ  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81C2012 bảng dữ liệu(HTML) 46 Page - Hynix Semiconductor

Back Button GMS81C2012 Datasheet HTML 42Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 43Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 44Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 45Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 46Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 47Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 48Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 49Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 50Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 107 page
background image
GMS81C2012/GMS81C2020
HYUNDAI MicroElectronics
46
MAR. 2000 Ver 1.00
Watchdog Timer Control
Figure 11-2 shows the watchdog timer control register.
The watchdog timer is automatically disabled after reset.
The CPU malfunction is detected during setting of the de-
tection time, selecting of output, and clearing of the binary
counter. Clearing the binary counter is repeated within the
detection time.
If the malfunction occurs for any cause, the watchdog tim-
er output will become active at the rising overflow from
the binary counters unless the binary counter is cleared. At
this time, when WDTON=1, a reset is generated, which
drives the RESET pin to low to reset the internal hardware.
When WDTON=0, a watchdog timer interrupt (WDTIF) is
generated.
The watchdog timer temporarily stops counting in the
STOP mode, and when the STOP mode is released, it au-
tomatically restarts (continues counting).
Figure 11-2 WDTR: Watchdog Timer Data Register
Example: Sets the watchdog timer detection time to 0.5 sec at 4.19MHz
7
6543210
Clear count flag
0: Free-run count
INITIAL VALUE: 0111_1111B
ADDRESS: 0EDH
WDTR
WW
W
W
1: When the WDTCL is set to "1", binary counter
is cleared to “0”. And the WDTCL becomes “0” automatically
after one machine cycle. Counter count up again.
7-bit compare data
W
WWW
NOTE:
The WDTON bit is in register CKCTLR.
WDTCL
LDM
CKCTLR,#3FH
;
Select 1/2048 clock source, WDTON
← 1, Clear Counter
LDM
WDTR,#04FH
LDM
WDTR,#04FH
;
Clear counter
:
:
:
:
LDM
WDTR,#04FH
;
Clear counter
:
:
:
:
LDM
WDTR,#04FH
;
Clear counter
Within WDT
detection time
Within WDT
detection time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com