GMS81C2012 datasheet(75/107 Pages) HYNIX

75 / 107 page

HYUNDAI MicroElectronics

GMS81C2012/GMS81C2020

MAR. 2000 Ver 1.00

16.3 Multi Interrupt

If two requests of different priority levels are received si-

multaneously, the request of higher priority level is ser-

viced. If requests of the interrupt are received at the same

time simultaneously, an internal polling sequence deter-

mines by hardware which request is serviced.

Figure 16-6 Execution of Multi Interrupt

However, multiple processing through software for special

features is possible. Generally when an interrupt is accept-

ed, the I-flag is cleared to disable any further interrupt. But

as user sets I-flag in interrupt routine, some further inter-

rupt can be serviced even if certain interrupt is in progress.

Example: During Timer1 interrupt is in progress, INT0 in-

terrupt serviced without any suspend.

TIMER1:

PUSH

LDM

IENH,#80H

;

Enable INT0 only

LDM

IENL,#0

;

Disable other

;

Enable Interrupt

LDM

IENH,#0F0H

;

Enable all interrupts

LDM

IENL,#0F0H

POP

RETI

enable INT0

TIMER 1

service

INT0

service

Main Program

service

Occur

TIMER1 interrupt

Occur

INT0

disable other

enable INT0

enable other

In this example, the INT0 interrupt can be serviced without any

pending, even TIMER1 is in progress.

Because of re-setting the interrupt enable registers IENH,IENL

and master enable "EI" in the TIMER1 routine.

GMS81C2012 bảng dữ liệu(PDF) 75 Page - Hynix Semiconductor

GMS81C2012 bảng dữ liệu(HTML) 75 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL