IO13PDB0V0 datasheet(64/197 Pages) MICROSEMI

64 / 197 page

SmartFusion DC and Switching Characteristics

2- 52

R e v i sio n 1 2

Timing Characteristics

Figure 2-20 • Input DDR Timing Diagram

tDDRICLR2Q2

tDDRIREMCLR

tDDRIRECCLR

tDDRICLR2Q1

CLK

Data

CLR

Out_QR

Out_QF

tDDRICLKQ1

tDDRIHD

tDDRISUD

tDDRICLKQ2

Table 2-75 • Input DDR Propagation Delays

Worst Commercial-Case Conditions: TJ = 85°C, Worst Case VCC = 1.425 V

Parameter

Description

–1

Units

tDDRICLKQ1

Clock-to-Out Out_QR for Input DDR

0.39

tDDRICLKQ2

Clock-to-Out Out_QF for Input DDR

0.28

tDDRISUD

Data Setup for Input DDR

0.29

tDDRIHD

Data Hold for Input DDR

0.00

tDDRICLR2Q1

Asynchronous Clear-to-Out Out_QR for Input DDR

0.58

tDDRICLR2Q2

Asynchronous Clear-to-Out Out_QF for Input DDR

0.47

tDDRIREMCLR

Asynchronous Clear Removal time for Input DDR

0.00

tDDRIRECCLR

Asynchronous Clear Recovery time for Input DDR

0.23

tDDRIWCLR

Asynchronous Clear Minimum Pulse Width for Input DDR

0.22

tDDRICKMPWH

Clock Minimum Pulse Width High for Input DDR

0.36

tDDRICKMPWL

Clock Minimum Pulse Width Low for Input DDR

0.32

FDDRIMAX

Maximum Frequency for Input DDR

350

MHz

Note:

For derating values at specific junction temperature and voltage-supply levels, refer to Table 2-7 on page 2-9 for

derating values.

IO13PDB0V0 bảng dữ liệu(PDF) 64 Page - Microsemi Corporation

IO13PDB0V0 bảng dữ liệu(HTML) 64 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL