IO13PDB0V0 datasheet(28/197 Pages) MICROSEMI

28 / 197 page

SmartFusion DC and Switching Characteristics

2- 16

R e v i sio n 1 2

Standby Mode and Time Keeping Mode

PNET = 0 W

I/O Input Buffer Dynamic Contribution—PINPUTS

SoC Mode

PINPUTS = NINPUTS * (

α2 / 2) * PAC9 * FCLK

Where:

NINPUTS is the number of I/O input buffers used in the design.

α2 is the I/O buffer toggle rate—guidelines are provided in Table 2-17 on page 2-18.

FCLK is the global clock signal frequency.

Standby Mode and Time Keeping Mode

PINPUTS = 0 W

I/O Output Buffer Dynamic Contribution—POUTPUTS

SoC Mode

POUTPUTS = NOUTPUTS * (

α2 / 2) * β1 * PAC10 * FCLK

Where:

NOUTPUTS is the number of I/O output buffers used in the design.

α2 is the I/O buffer toggle rate—guidelines are provided in Table 2-17 on page 2-18.

β1 is the I/O buffer enable rate—guidelines are provided in Table 2-18 on page 2-18.

FCLK is the global clock signal frequency.

Standby Mode and Time Keeping Mode

POUTPUTS = 0 W

FPGA Fabric SRAM Dynamic Contribution—PMEMORY

SoC Mode

PMEMORY = (NBLOCKS * PAC11 *

β2 * FREAD-CLOCK) + (NBLOCKS * PAC12 * β3 * FWRITE-CLOCK)

Where:

NBLOCKS is the number of RAM blocks used in the design.

FREAD-CLOCK is the memory read clock frequency.

β2 is the RAM enable rate for read operations—guidelines are provided in Table 2-18 on

page 2-18.

β3 the RAM enable rate for write operations—guidelines are provided in Table 2-18 on page 2-18.

FWRITE-CLOCK is the memory write clock frequency.

Standby Mode and Time Keeping Mode

PMEMORY = 0 W

PLL/CCC Dynamic Contribution—PPLL

SoC Mode

PPLL = PAC13 * FCLKOUT

FCLKIN is the input clock frequency.

FCLKOUT is the output clock frequency.1

Standby Mode and Time Keeping Mode

1.The PLL dynamic contribution depends on the input clock frequency, the number of output clock signals generated by the

PLL, and the frequency of each output clock. If a PLL is used to generate more than one output clock, include each output

clock in the formula output clock by adding its corresponding contribution (PAC14 * FCLKOUT product) to the total PLL

contribution.

IO13PDB0V0 bảng dữ liệu(PDF) 28 Page - Microsemi Corporation

IO13PDB0V0 bảng dữ liệu(HTML) 28 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL