CS494002 datasheet(20/100 Pages) CIRRUS

20 / 100 page

1.13 Switching Characteristics — SPI Control Port Slave Mode (DSPC)

(TA =25 °C; VDD, PLLVDD = 2.5 V; VDDSD = 3.3 V; CL =20pF)

Notes: 1. The specification fsck indicates the maximum speed of the hardware. The system designer should be

aware that the actual maximum speed of the communication port may be limited by the software. The

relevant application code user’s manual should be consulted for the software speed limitations.

2. Data must be held for sufficient time to bridge the transition time of SCCLK.

Parameter

Symbol

Min

Max

Units

SCCLK clock frequency

(Note 1)

fsck

-5

MHz

CS falling to SCCLK rising

tcss

4*DCLKP

SCCLK low time

tscl

4*DCLKP

SCCLK high time

tsch

4*DCLKP

Setup time SCDIN to SCCLK rising

tcdisu

DCLKP

Hold time SCCLK rising to SCDIN

(Note 2)

tcdih

DCLKP+20

Time from SCCLK low to SCDOUT valid

tscdov

3*DCLKP+20

Time from SCCLK rising to INTREQ rising

tscrh

DCLKP

Hold time for INTREQ from SCCLK rising

tscrl

DCLKP

Time from SCCLK falling to CS rising

tsccsh

2*DCLKP+15

Time from SCCLK low to CS falling

tsccsl

High time between active CS

tcsht

4*DCLKP

Time from CS rising to SCDOUT high-Z

tcscdo

DCLKP

CS494002 bảng dữ liệu(PDF) 20 Page - Cirrus Logic

CS494002 bảng dữ liệu(HTML) 20 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

bảng dữ liệu tải về

Link URL