A3P030 datasheet(93/220 Pages) MICROSEMI

93 / 220 page

ProASIC3 Flash Family FPGAs

Revision 13

2-79

Timing Characteristics

Figure 2-22 • Output DDR Timing Diagram

910

tDDROREMCLR

tDDROHD1

tDDROREMCLR

tDDROHD2

tDDROSUD2

tDDROCLKQ

tDDRORECCLR

CLK

Data_R

Data_F

CLR

Out

tDDROCLR2Q

710

Table 2-104 • Output DDR Propagation Delays

Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

Parameter

Description

–2

–1

Std. Units

tDDROCLKQ

Clock-to-Out of DDR for Output DDR

0.70 0.80 0.94

tDDROSUD1

Data_F Data Setup for Output DDR

0.38 0.43 0.51

tDDROSUD2

Data_R Data Setup for Output DDR

0.38 0.43 0.51

tDDROHD1

Data_F Data Hold for Output DDR

0.00 0.00 0.00

tDDROHD2

Data_R Data Hold for Output DDR

0.00 0.00 0.00

tDDROCLR2Q

Asynchronous Clear-to-Out for Output DDR

0.80 0.91 1.07

tDDROREMCLR

Asynchronous Clear Removal Time for Output DDR

0.00 0.00 0.00

tDDRORECCLR

Asynchronous Clear Recovery Time for Output DDR

0.22 0.25 0.30

tDDROWCLR1

Asynchronous Clear Minimum Pulse Width for Output DDR

0.22 0.25 0.30

tDDROCKMPWH

Clock Minimum Pulse Width High for the Output DDR

0.36 0.41 0.48

tDDROCKMPWL

Clock Minimum Pulse Width Low for the Output DDR

0.32 0.37 0.43

FDDOMAX

Maximum Frequency for the Output DDR

350

309

263

MHz

Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.

A3P030 bảng dữ liệu(PDF) 93 Page - Microsemi Corporation

A3P030 bảng dữ liệu(HTML) 93 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL