A3P030 datasheet(26/220 Pages) MICROSEMI

26 / 220 page

ProASIC3 DC and Switching Characteristics

2-12

Revision 13

Total Dynamic Power Consumption—PDYN

PDYN = PCLOCK + PS-CELL + PC-CELL + PNET + PINPUTS + POUTPUTS + PMEMORY + PPLL

Global Clock Contribution—PCLOCK

PCLOCK = (PAC1 + NSPINE*PAC2 + NROW*PAC3 + NS-CELL* PAC4) * FCLK

NSPINE is the number of global spines used in the user design—guidelines are provided in the

"Spine Architecture" section of the Global Resources chapter in the ProASIC3 FPGA

Fabric User's Guide.

NROW is the number of VersaTile rows used in the design—guidelines are provided in the "Spine

Architecture" section of the Global Resources chapter in the ProASIC3 FPGA Fabric

User's Guide.

FCLK is the global clock signal frequency.

NS-CELL is the number of VersaTiles used as sequential modules in the design.

PAC1, PAC2, PAC3, and PAC4 are device-dependent.

Sequential Cells Contribution—PS-CELL

PS-CELL = NS-CELL * (PAC5 + 1 / 2 * PAC6) * FCLK

NS-CELL is the number of VersaTiles used as sequential modules in the design. When a multi-tile

sequential cell is used, it should be accounted for as 1.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-13.

FCLK is the global clock signal frequency.

Combinatorial Cells Contribution—PC-CELL

PC-CELL = NC-CELL* 1 / 2 * PAC7 * FCLK

NC-CELL is the number of VersaTiles used as combinatorial modules in the design.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-13.

FCLK is the global clock signal frequency.

Routing Net Contribution—PNET

PNET = (NS-CELL + NC-CELL) * 1 / 2 * PAC8 * FCLK

NS-CELL is the number of VersaTiles used as sequential modules in the design.

NC-CELL is the number of VersaTiles used as combinatorial modules in the design.



1 is the toggle rate of VersaTile outputs—guidelines are provided in Table 2-16 on page 2-13.

FCLK is the global clock signal frequency.

I/O Input Buffer Contribution—PINPUTS

PINPUTS = NINPUTS * 2 / 2 * PAC9 * FCLK

NINPUTS is the number of I/O input buffers used in the design.



2 is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-13.

FCLK is the global clock signal frequency.

I/O Output Buffer Contribution—POUTPUTS

POUTPUTS = NOUTPUTS * 2 / 2 * 1 * PAC10 * FCLK

NOUTPUTS is the number of I/O output buffers used in the design.



2 is the I/O buffer toggle rate—guidelines are provided in Table 2-16 on page 2-13.



1 is the I/O buffer enable rate—guidelines are provided in Table 2-17 on page 2-13.

FCLK is the global clock signal frequency.

A3P030 bảng dữ liệu(PDF) 26 Page - Microsemi Corporation

A3P030 bảng dữ liệu(HTML) 26 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL