| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AD9974BBCZ bảng dữ liệu(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9974BBCZ bảng dữ liệu(HTML) 19 Page - Analog Devices |
|
19 / 52 page ![]() AD9974 Rev. A | Page 19 of 52 Table 11. CLPOB and PBLK Pattern Registers Parameter Length (Bits) Range Description CLPOB0_TOG1 13 0 to 8191 pixel location First CLPOB0 toggle position within the line for each V-sequence. CLPOB0_TOG2 13 0 to 8191 pixel location Second CLPOB0 toggle position within the line for each V-sequence. CLPOB1_TOG1 13 0 to 8191 pixel location First CLPOB1 toggle position within the line for each V-sequence. CLPOB1_TOG2 13 0 to 8191 pixel location Second CLPOB1 toggle position within the line for each V-sequence. CLPOB_POL 9 High/low Starting polarity of CLPOB for each V-sequence [8:0] (in field registers). CLPOB_PAT 9 0 to 9 settings CLPOB pattern selection for each V-sequence [8:0] (in field registers). CLPOBMASKSTART 13 0 to 8191 pixel location CLPOB mask start position: three values available (in field registers). CLPOBMASKEND 13 0 to 8191 pixel location CLPOB mask end position: three values available (in field registers). PBLK0_TOG1 13 0 to 8191 pixel location First PBLK0 toggle position within the line for each V-sequence. PBLK0_TOG2 13 0 to 8191 pixel location Second PBLK0 toggle position within the line for each V-sequence. PBLK1_TOG1 13 0 to 8191 pixel location First PBLK1 toggle position within the line for each V-sequence. PBLK1_TOG2 13 0 to 8191 pixel location Second toggle position within the line for each V-sequence. PBLK_POL 9 High/low Starting polarity of PBLK for each V-sequence [8:0] (in field registers). PBLK_PAT 9 0 to 9 settings PBLK pattern selection for each V-sequence [8:0] (in field registers). PBLKMASKSTART 13 0 to 8191 pixel location PBLK mask start position: three values available (in field registers). PBLKMASKEND 13 0 to 8191 pixel location PBLK mask end position: three values available (in field registers). HD HBLK BASIC HBLK PULSE IS GENERATED USING HBLKTOGE1 AND HBLKTOGE2 REGISTERS (HBLKALT = 0). BLANK BLANK HBLKTOGE1 HBLKTOGE2 Figure 25. Typical Horizontal Blanking Pulse Placement (HBLKMODE = 0) HD HBLK H1/H3 H1/H3 H2/H4 THE POLARITY OF H1/H3 DURING BLANKING IS PROGRAMMABLE (H2/H4 POLARITY IS SEPARATELY PROGRAMMABLE) Figure 26. HBLK Masking Control |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |