công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AD9974BBCZ bảng dữ liệu(PDF) 35 Page - Analog Devices

tên linh kiện AD9974BBCZ
Giải thích chi tiết về linh kiện  Dual-Channel, 14-Bit, CCD Signal Processor with Precision Timing Core
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

AD9974BBCZ bảng dữ liệu(HTML) 35 Page - Analog Devices

Back Button AD9974BBCZ Datasheet HTML 31Page - Analog Devices AD9974BBCZ Datasheet HTML 32Page - Analog Devices AD9974BBCZ Datasheet HTML 33Page - Analog Devices AD9974BBCZ Datasheet HTML 34Page - Analog Devices AD9974BBCZ Datasheet HTML 35Page - Analog Devices AD9974BBCZ Datasheet HTML 36Page - Analog Devices AD9974BBCZ Datasheet HTML 37Page - Analog Devices AD9974BBCZ Datasheet HTML 38Page - Analog Devices AD9974BBCZ Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 52 page
background image
AD9974
Rev. A | Page 35 of 52
NOTES
1. EXTERNAL HD FALLING EDGE IS LATCHED BY CLI RISING EDGE, THEN LATCHED AGAIN BY SHD INTERNAL FALLING EDGE.
2. INTERNAL H-COUNTER IS ALWAYS RESET 11.5 CLOCK CYCLES AFTER THE INTERNAL HD FALLING EDGE.
3. DEPENDING ON THE VALUE OF SHDLOC, H-COUNTER RESET CAN OCCUR 12 OR 13 CLI CLOCK EDGES AFTER THE EXTERNAL HD FALLING EDGE.
4. SHPLOC = 0 IS SHOWN IN THE ABOVE EXAMPLE. IN THIS CASE, THE H-COUNTER RESET OCCURS 12 CLI RISING EDGES AFTER HD FALLING EDGE.
5. HD FALLING EDGE SHOULD OCCUR COINCIDENT WITH VD FALLING EDGE (WITHIN SAME CLI CYCLE) OR AFTER VD FALLING EDGE. HD FALLING
EDGE SHOULD NOT OCCUR WITHIN 1 AND 5 CLI CYCLES IMMEDIATELY BEFORE VD FALLING EDGE.
VD
HD
CLI
3ns MIN
tCLIDLY
11.5 CYCLES
XXX XXXX XXX XXXX 0
1 2
tVDHD
H-COUNTER
RESET
SHD
INTERNAL
HD
INTERNAL
H-COUNTER
(PIXEL COUNTER)
3ns MIN
Figure 49. Horizontal Counter Pipeline Delay
VD
HD
NO TOGGLE POSITIONS ALLOWED IN THIS AREA
NOTES
1. TOGGLE POSITIONS CANNOT BE PROGRAMMED WITHIN 12 PIXELS OF PIXEL 0 LOCATION.
H-COUNTER
(PIXEL COUNTER)
H-COUNTER
RESET
X
X
X
X
X
X
N– 11 N– 10 N –9 N–8 N– 7 N–6 N– 5 N– 4 N– 3 N– 2 N –1
0
1
2
N
Figure 50. No-Toggle Positions
Additional Restrictions
If possible, perform all start-up serial writes with VD and
HD disabled. This prevents unknown behavior caused by
partial updating of registers before all information is loaded.
When operating, note the following restrictions:
The HD falling edge should be located in the same CLI
clock cycle as the VD falling edge or later than the VD
falling edge. The HD falling edge should not be located
within 1 cycle prior to the VD falling edge.
The internal horizontal counter is reset 12 CLI cycles after the
falling edge of HD. See Figure 49 for details on how the internal
counter is reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com