PIC16F87 datasheet(124/230 Pages) MICROCHIP

124 / 230 page

PIC16F87/88

DS30487D-page 124

 2002-2013 Microchip Technology Inc.

FIGURE 13-3:

COMPARATOR OUTPUT BLOCK DIAGRAM

13.6

Comparator Interrupts

The comparator interrupt flag is set whenever there is

a change in the output value of either comparator.

Software will need to maintain information about the

status of the output bits, as read from CMCON<7:6>, to

determine the actual change that occurred. The CMIF

bit (PIR2 register) is the Comparator Interrupt Flag. The

CMIF bit must be reset by clearing it (‘0’). Since it is

also possible to write a ‘1’ to this register, a simulated

interrupt may be initiated.

The CMIE bit (PIE2 register) and the PEIE bit (INTCON

the GIE bit must also be set. If any of these bits are

clear, the interrupt is not enabled, though the CMIF bit

will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the

interrupt in the following manner:

Any read or write of CMCON will end the

mismatch condition.

Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF.

Reading CMCON will end the mismatch condition and

allow flag bit CMIF to be cleared.

RD_CMCON

Set CMIF bit

MULTIPLEX

Port Pins

Q3 * RD_CMCON

RESET

From other Comparator

To Data Bus

CnINV

Note:

If a change in the CMCON register

(C1OUT or C2OUT) should occur when a

read operation is being executed (start of

the Q2 cycle), then the CMIF (PIR2

PIC16F87 bảng dữ liệu(PDF) 124 Page - Microchip Technology

PIC16F87 bảng dữ liệu(HTML) 124 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL