công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PIC16F87 bảng dữ liệu(PDF) 43 Page - Microchip Technology

tên linh kiện PIC16F87
Giải thích chi tiết về linh kiện  18/20/28-Pin Enhanced Flash MCUs with nanoWatt Technology
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC16F87 bảng dữ liệu(HTML) 43 Page - Microchip Technology

Back Button PIC16F87 Datasheet HTML 39Page - Microchip Technology PIC16F87 Datasheet HTML 40Page - Microchip Technology PIC16F87 Datasheet HTML 41Page - Microchip Technology PIC16F87 Datasheet HTML 42Page - Microchip Technology PIC16F87 Datasheet HTML 43Page - Microchip Technology PIC16F87 Datasheet HTML 44Page - Microchip Technology PIC16F87 Datasheet HTML 45Page - Microchip Technology PIC16F87 Datasheet HTML 46Page - Microchip Technology PIC16F87 Datasheet HTML 47Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 230 page
background image
 2002-2013 Microchip Technology Inc.
DS30487D-page 43
PIC16F87/88
4.7
Power-Managed Modes
4.7.1
RC_RUN MODE
When SCS bits are configured to run from the INTRC,
a clock transition is generated if the system clock is
not already using the INTRC. The event will clear the
OSTS bit, switch the system clock from the primary
system clock (if SCS<1:0> = 00) determined by the
value contained in the configuration bits, or from the
T1OSC (if SCS<1:0> = 01) to the INTRC clock option
and shut down the primary system clock to conserve
power. Clock switching will not occur if the primary
system clock is already configured as INTRC.
If the system clock does not come from the INTRC
(31.25 kHz) when the SCS bits are changed and the
IRCF bits in the OSCCON register are configured for a
frequency other than INTRC, the frequency may not be
stable immediately. The IOFS bit (OSCCON<2>) will
be set when the INTOSC or postscaler frequency is
stable, after 4 ms (approx.).
After a clock switch has been executed, the OSTS bit
is cleared, indicating a low-power mode and the
device does not run from the primary system clock.
The internal Q clocks are held in the Q1 state until
eight falling edge clocks are counted on the INTRC
oscillator. After the eight clock periods have transpired,
the clock input to the Q clocks is released and opera-
tion resumes (see Figure 4-7).
FIGURE 4-7:
TIMING DIAGRAM FOR XT, HS, LP, EC AND EXTRC TO RC_RUN MODE
Q4
Q3
Q2
OSC1
SCS<1:0>
Program
PC + 1
PC
Note 1:
TINP =32
s typical.
2:
TOSC = 50 ns minimum.
3:
TSCS =8 TINP.
4:
TDLY =1 TINP.
Q1
INTOSC
Q1
TSCS(3)
Counter
Q1
TDLY(4)
TINP(1)
System
Clock
TOSC(2)
Q3
Q2
Q4
Q1
Q2
PC + 3
Q3
Q4
Q1
PC + 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com