SPEAR1340 datasheet(169/200 Pages) STMICROELECTRONICS

169 / 200 page

SPEAr1340

Timing characteristics

Doc ID 023063 Rev 4

169/200

THCLK is the clock period of the HCLK internal clock. The frequency is programmable, for

details refer to the RCG section of RM0078, Reference manual, SPEAr1340 architecture

and functionality.

For the I2C working as SLAVE, the only significant parameters are TSU-DAT and THD-DAT.

Table 79.

Timing characteristics for I2C in High-Speed mode

Parameter

Min(1)

HS_SCL_HCNT = 10, HS_SCL_LCNT = 33, FS_SCL_HCNT = 183, FS_SCL_LCNT = 233,

IC_SDA_HOLD=1

TSU-STA

(HS_SCL_HCNT+7)*THCLK

THD-STA

(HS_SCL_LCNT+2)*THCLK

TSU-DAT

TSCLLow - THD-DATmax

THD-DAT

(IC_SDA_HOLD)* THCLK

TSU-STO

(FS_SCL_HCNT+7)*THCLK

THD-STO

685*THCLK

Table 80.

Time characteristics for I2C in Fast-Speed mode

Parameter

Min(1)

SCL_HCNT = 183, SCL_LCNT = 233 IC_SDA_HOLD=1

TSU-STA

(SCL_HCNT+7)*THCLK

THD-STA

(SCL_HCNT+3)*THCLK

TSU-DAT

TSCLLow - THD-DATmax

THD-DAT

(IC_SDA_HOLD)* THCLK

TSU-STO

(SCL_HCNT+7)*THCLK

THD-STO

685*THCLK

Table 81.

Timing characteristics for I2C in Standard-Speed mode

Parameter

Min(1)

SCL_HCNT = 664, SCL_LCNT = 780 IC_SDA_HOLD=1

TSU-STA

(SCL_LCNT+7)*THCLK

THD-STA

(SCL_HCNT+3)*THCLK

TSU-DAT

TSCLLow - THD-DATmax

THD-DAT

(IC_SDA_HOLD)* THCLK

TSU-STO

(SCL_HCNT+7)*THCLK

THD-STO

685*THCLK

SPEAR1340 bảng dữ liệu(PDF) 169 Page - STMicroelectronics

SPEAR1340 bảng dữ liệu(HTML) 169 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL