L99PM62XP datasheet(90/98 Pages) STMICROELECTRONICS

90 / 98 page

ST SPI

L99PM62XP

90/98

Doc ID 16363 Rev 3

Status register 1

SPI error (DI

stuck)

0100

001

TSD1

0101

000

TSD2

0111

001

V1 fail

0100

100

Other device

failure(8)

0100

000

The following status bits are reported in the global error flag:

Global status register: Bits 0 - 6

Status register 1: Bits 0 – 10

Status register 3: Bits 2, 3, 15

Invalid CLOCK COUNT.

Cleared with CLR command on SR3.

Cleared with “READ and CLEAR” on SR3 (-> TSD1).

Diagnosis bit only, Vs Fail is not a fail-safe event; cleared by read&clear. Bit is automatically cleared at (Vs > VsUV) and.

(Vs < VsOV) if Vlock_out_en = 0.

Cleared with a valid WD trigger (WD fail) or by clearing the corresponding status register related to failure.

Slow Vs ramp-up (Vs undervoltage is filtered with 64 µs after Power-on reset).

The global error flag is raised due to a failure condition which is not reported in the global status register. The Failure is

reported in the status registers 1 – 3.

Table 93.

Global status register (continued)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Hex

value

Table 94.

Status register 1: command and data bytes

Command byte

1st data byte

2nd data byte

Read/write

Address

Bit <15:8>

Bit<7:0>

010001

Data, 8bit

Data, 8 bit

Table 95.

Status register 1, data bytes

1st data byte <15:8>

2nd data byte <7:0>

Function

OUT4

OUT3

OUT2

OUT1

fail

short

Out4

Out3

OUT2

Out1

Rel2

Rel1

Group

Diagnosis 1

Diagnosis 2

L99PM62XP bảng dữ liệu(PDF) 90 Page - STMicroelectronics

L99PM62XP bảng dữ liệu(HTML) 90 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

bảng dữ liệu tải về

Link URL