TAS5721 datasheet(9/71 Pages) TI1

9 / 71 page

w(RST)

RST

d(I2C_ready)

System Initialization.

Enable via I C.

T0421-01

I C Active

TAS5721

www.ti.com

SLOS739 – JULY 2012

I/O Pin Characteristics (continued)

PVDD = 18 V, AVDD = DRVDD = DVDD = 3.3 V, external components per Typical Application Circuit diagrams, and in

accordance with recommended operating conditions (unless otherwise specified).

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Normal mode

3.3 V supply voltage (DVDD,

IDD

3.3 V supply current

Reset (RST = low, PDN

AVDD)

= high, DR_SD = low)

tw(RST)

Pulse duration, RST active

RST

100

μs

td(I2C_ready)

Time before the I2C port is able

communicate after RST goes

high

NOTE: On power up, it is recommended that the TAS5721 RST be held LOW for at least 100

μs after DVDD has reached 3

NOTE: If RST is asserted LOW while PDN is LOW, then RST must continue to be held LOW for at least 100

μs after PDN is

deasserted (HIGH).

Figure 5. Reset Timing

Master Clock Characteristics

(1)

PVDD = 18 V, AVDD = DRVDD = DVDD = 3.3 V, external components per Typical Application Circuit diagrams, and in

accordance with recommended operating conditions (unless otherwise specified).

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

fMCLK

MCLK frequency

2.8224

24.576

MHz

MCLK duty cycle

40%

50%

60%

tr(MCLK) / tf(MCLK)

Rise/fall time for MCLK

(1)

For clocks related to the serial audio port, please see Serial Audio Port Timing

Submit Documentation Feedback

Product Folder Links: TAS5721

TAS5721 bảng dữ liệu(PDF) 9 Page - Texas Instruments

TAS5721 bảng dữ liệu(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

bảng dữ liệu tải về

Link URL