TAS5721 datasheet(35/71 Pages) TI1

35 / 71 page

TAS5721

www.ti.com

SLOS739 – JULY 2012

MODULATION LIMIT REGISTER (0x10)

The modulation limit is the maximum duty cycle of the PWM output waveform. It is important to note that for any

applications with PVDD greater than 18 V, the maximum modulation index must be set to 93.8%.

Table 10. Modulation Limit Register (0x10)

MODULATION LIMIT

–

99.2%

–

98.4%

–

97.7% (1)

–

96.9%

–

96.1%

–

95.3%

–

94.5%

–

93.8%

–

RESERVED

(1)

Default values are in bold.

INTERCHANNEL DELAY REGISTERS (0x11, 0x12, 0x13, and 0x14)

Internal PWM channels 1, 2, 1, and 2 are mapped into registers 0x11, 0x12, 0x13, and 0x14.

Table 11. Channel Interchannel Delay Register Format

SUBADDRESS

Delay = (value) × 4 DCLKs

0x11

–

Default value for channel 1 (1)

0x12

–

Default value for channel 2 (1)

0x13

–

Default value for channel 1 (1)

0x14

–

Default value for channel 2 (1)

RANGE OF VALUES FOR 0x11 - 0x14

–

Minimum absolute delay, 0 DCLK cycles

–

Maximum positive delay, 31 × 4 DCLK cycles

–

Maximum negative delay, –32 × 4 DCLK cycles

RESERVED

(1)

Default values are in bold.

The ICD settings have high impact on audio performance (for example, dynamic range, THD+N, crosstalk, and

so forth). Therefore, appropriate ICD settings must be used. By default, the device has ICD settings for AD

mode. If used in BD mode, then update these registers before coming out of all-channel shutdown.

AD MODE

BD MODE

0x11

0x12

0x13

0x14

Submit Documentation Feedback

Product Folder Links: TAS5721

TAS5721 bảng dữ liệu(PDF) 35 Page - Texas Instruments

TAS5721 bảng dữ liệu(HTML) 35 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

bảng dữ liệu tải về

Link URL