EDJ2104BASE datasheet(83/148 Pages) ELPIDA

83 / 148 page

EDJ2104BASE, EDJ2108BASE

Preliminary Data Sheet E1505E20 (Ver. 2.0)

DLL on/off switching procedure

DDR3 DLL-off mode is entered by setting MR1 bit A0 to “1”; this will disable the DLL for subsequent operations until

A0 bit set back to “0”.

DLL “on” to DLL “off” Procedure

To switch from DLL “on” to DLL “off” requires the frequency to be changed during self-refresh outlined in the

following procedure:

1. Starting from Idle state (all banks pre-charged, all timings fulfilled, and DRAMs On-die Termination resistors,

RTT, must be in high impedance state before MRS to MR1 to disable the DLL.)

2. Set MR1 Bit A0 to “1” to disable the DLL.

3. Wait tMOD.

4. Enter self-refresh mode; wait until (tCKSRE) satisfied.

5. Change frequency, in guidance with Input Clock Frequency Change during Precharge Power-Down section.

6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs. After stable clock, wait tCKSRX

before issuing SRX command.

7. Starting with the self-refresh exit command, CKE must continuously be registered high until all tMOD timings from

any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when self-

refresh mode was entered, the ODT signal must continuously be registered low until all tMOD timings from any

MRS command are satisfied. If both ODT features were disabled in the mode registers when self-refresh mode

was entered, ODT signal can be registered low or high.

8. Wait tXS, then set mode registers with appropriate values (especially an update of CL, CWL and WR may be

necessary. A ZQCL command may also be issued after tXS).

9. Wait for tMOD, then DRAM is ready for next command.

Tc Tc+1 Tc+2

Tf+2

Tf+1

Tg Tg+1

Command

CKE

ODT

/CK

MRS

SRE NOP

SRX

MRS

Valid

Change Frequency

tCKESR

tMOD

tCKSRE

tCKSRX

tXS

tMOD

DLL Switch Sequence from DLL-on to DLL-off

EDJ2104BASE bảng dữ liệu(PDF) 83 Page - Elpida Memory

EDJ2104BASE bảng dữ liệu(HTML) 83 Page - Elpida Memory

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL