MPC8358E datasheet(21/95 Pages) FREESCALE

21 / 95 page

MPC8358E PowerQUICC II Pro Processor Revision 2.1 PBGA Silicon Hardware Specifications, Rev. 3

Freescale Semiconductor

DDR and DDR2 SDRAM

Figure 5 shows the input timing diagram for the DDR controller.

Figure 5. DDR Input Timing Diagram

6.2.2

DDR and DDR2 SDRAM Output AC Timing Specifications

Table 20 and Table 21 provide the output AC timing specifications and measurement conditions for the

DDR and DDR2 SDRAM interface.

Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications Mode

At recommended operating conditions with GVDD of (1.8 or 2.5 V) ± 5%.

Parameter

Symbol

Min

Max

Unit

Notes

MDQS—MDQ/MECC input skew per byte

266 MHz

200 MHz

tDISKEW

–1125

–1250

1125

1250

1, 2

Notes:

1. AC timing values are based on the DDR data rate, which is twice the DDR memory bus frequency.

2. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + {0...7}] if 0

≤ n ≤ 7)

or ECC (MECC[{0...7}] if n = 8).

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Source

Synchronous Mode

At recommended operating conditions with GVDD of (1.8 V or 2.5 V) ± 5%.

Parameter8

Symbol1

Min

Max

Unit

Notes

MCK[n] cycle time, (MCK[n]/MCK[n] crossing)

tMCK

610

Skew between any MCK to ADDR/CMD

266 MHz

200 MHz

tAOSKEW

–1.1

–1.2

0.3

0.4

MCK[n]

tMCK

MDQ[x]

MDQS[n]

tDISKEW

MPC8358E bảng dữ liệu(PDF) 21 Page - Freescale Semiconductor, Inc

MPC8358E bảng dữ liệu(HTML) 21 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

bảng dữ liệu tải về

Link URL