MAC7200 datasheet(281/976 Pages) FREESCALE

281 / 976 page

The SPP DMA Controller Module (SPP_DMA2)

MAC7200 Microcontroller Family Reference Manual, Rev. 2

Freescale Semiconductor

203

unsigned short biter.linkch:6;

/* link channel number, */

unsigned short biter:9;

/* beginning (“major”) iteration count */

} init_minor_link_enabled;

/* channel link at end of the minor loop */

struct {

/* biter.e_link = 0 */

unsigned short biter:15;

/* beginning (“major”) iteration count */

} init_minor_link_disabled;

/* no linking at end of the minor loop */

} t_minor_link_biter;

typedef struct {

unsigned intsaddr;

/* source address */

unsigned intsmod:5;

/* source address modulo */

unsigned intssize:3;

/* source transfer size */

unsigned intdmod:5;

/* destination address modulo */

unsigned intdsize:3;

/* destination transfer size */

short

soff;

/* signed source address offset */

unsigned intnbytes;

/* inner (“minor”) byte count */

int

slast;

/* last source address adjustment */

unsigned intdaddr;

/* destination address */

unsigned shortciter.e_link:1;

/* enable channel linking on minor loop */

t_minor_link_citerminor_link_citer;

/* conditional current iteration count */

short

doff;

/* signed destination address offset */

int

dlast_sga;

/* last destination address adjustment, or

scatter/gather address (if e_sg = 1) */

unsigned shortbiter.e_link:1;

/* beginning channel link enable */

t_minor_link_biterminor_link_biter;

/* beginning (“major”) iteration count */

unsigned intbwc:2;

/* bandwidth control */

unsigned intmajor.linkch:6;

/* link channel number */

unsigned intdone:1;

/* channel done */

unsigned intactive:1;

/* channel executing */

unsigned intmajor.e_link:1;

/* enable channel linking on major loop*/

unsigned inte_sg:1;

/* enable scatter/gather descriptor */

unsigned intd_req:1;

/* disable ipd_req when done */

unsigned intint_half:1;

/* interrupt on citer = (biter >> 1) */

unsigned intint_maj:1;

/* interrupt on major loop completion */

unsigned intstart:1;

/* explicit channel start */

} tcd

/* transfer_control_descriptor */

where int refers to a 32-bit variable (unless noted otherwise) and short is a 16-bit variable. The basic

operation of a channel is defined as:

1. The channel is initialized by software loading the transfer control descriptor into the DMA’s

programming model, memory-mapped through the IPS space, and implemented as local memory.

2. The channel requests service; either explicitly by software, a peripheral request or a linkage from

another channel.

Note: The major loop executes one iteration per service request.

3. The contents of the transfer control descriptor for the activated channel is read from the local

memory and loaded into the dma_engine’s registers.

4. The dma_engine executes the data transfer defined by the transfer control descriptor, reading from

the source and writing to the destination. The number of iterations in the minor loop is

automatically calculated by the dma_engine. The number of iterations within the minor loop is a

function of the number of bytes to transfer (nbytes), the source size (ssize) and the destination size

(dsize). The completion of the minor loop is equal to one iteration of the major loop.

MAC7200 bảng dữ liệu(PDF) 281 Page - Freescale Semiconductor, Inc

MAC7200 bảng dữ liệu(HTML) 281 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL