ADT7490ARQZ-R7 datasheet(71/75 Pages) ONSEMI

71 / 75 page

ADT7490

http://onsemi.com

Table 83. Register 0x8E — Dynamic TMIN Control Register 1 (Power−On Default = 0x00)

Bit No.

Mnemonic

R/W (Note 1)

Description

[0]

CYR2

R/W

MSB of 3−bit Remote 2 Cycle Value. The other two bits of the code reside in Dynamic TMIN

Control Register 2 (0x8F). These three bits define the delay time between making

subsequent TMIN adjustments in the control loop in terms of the number of monitoring cycles.

The system has associated thermal time constants that need to be found to optimize the

response of fans and the control loop.

[1]

VCCPLO

R/W

VCCPLO = 1. When the power is supplied from 3.3 V STANDBY and the core voltage (VCCP)

drops below its VCCP low limit value (0x46), the following occurs:

Status Bit 1 in Status Register 1 is set.

SMBALERT is generated, if enabled.

PROCHOT

monitoring is disabled.

Dynamic TMIN control is disabled.

The device is prevented from entering shutdown.

Everything is re−enabled once VCCP increases above the VCCP low limit.

[2]

PHTR1

R/W

PHTR1 = 1 copies the Remote 1 current temperature to the Remote 1 operating point

THERM is asserted, allowing the system to run as quietly as possible without affecting

system performance.

PHTR1 = 0 ignores any THERM assertions on the THERM pin. The Remote 1 operating

point register reflects its programmed value.

[3]

PHTL

R/W

PHTL = 1 copies the local channel’s current temperature to the local operating point register

if THERM is asserted. The operating point contains the temperature at which THERM is

asserted. This allows the system to run as quietly as possible without affecting system

performance.

PHTL = 0 ignores any THERM assertions on the THERM pin. The local temperature

operating point register reflects its programmed value.

[4]

PHTR2

R/W

PHTR2 = 1 copies the Remote 2 current temperature to the Remote 2 operating point

THERM is asserted, allowing the system to run as quietly as possible without affecting

system performance.

PHTR2 = 0 ignores any THERM assertions on the THERM pin. The Remote 2 operating

point register reflects its programmed value.

[5]

R1T

R/W

R1T = 1 enables dynamic TMIN control on the Remote 1 temperature channel. The chosen

TMIN value is dynamically adjusted based on the current temperature, operating point, and

high and low limits for this zone.

R1T = 0 disables dynamic TMIN control. The TMIN value chosen is not adjusted, and the

channel behaves as described in the section.

[6]

R/W

LT = 1 enables dynamic TMIN control on the local temperature channel. The chosen TMIN

value is dynamically adjusted based on the current temperature, operating point, and high

and low limits for this zone.

LT = 0 disables dynamic TMIN control. The TMIN value chosen is not adjusted, and the

channel behaves as described in the Automatic Fan Control Overview section.

[7]

R2T

R/W

R2T = 1 enables dynamic TMIN control on the Remote 2 temperature channel. The chosen

TMIN value is dynamically adjusted based on the current temperature, operating point, and

high and low limits for this zone.

R2T = 0 disables dynamic TMIN control. The TMIN value chosen is not adjusted, and the

channel behaves as described in the Automatic Fan Control Overview section.

1. This register becomes read-only when the Configuration Register 1 (0x40) LOCK bit is set to 1. Any subsequent attempts to write to this

ADT7490ARQZ-R7 bảng dữ liệu(PDF) 71 Page - ON Semiconductor

ADT7490ARQZ-R7 bảng dữ liệu(HTML) 71 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

bảng dữ liệu tải về

Link URL