ADT7490ARQZ-R7 datasheet(50/75 Pages) ONSEMI

50 / 75 page

ADT7490

http://onsemi.com

Table 28. Fan Tachometer Reading Registers (Power−On Default = 0x00) (Note 1)

R/W

Description

0x28

Read−only

TACH1 low byte.

0x29

Read−only

TACH1 high byte.

0x2A

Read−only

TACH2 low byte.

0x2B

Read−only

TACH2 high byte.

0x2C

Read−only

TACH3 low byte.

0x2D

Read−only

TACH3 high byte.

0x2E

Read−only

TACH4 low byte.

0x2F

Read−only

TACH4 high byte.

1. These registers count the number of 11.11 ms periods (based on an internal 90 kHz clock) that occur between a number of consecutive fan

TACH pulses (default = 2). The number of TACH pulses used to count can be changed using the TACH Pulses per Revolution register

(Register 0x7B). This allows the fan speed to be accurately measured. Because a valid fan tachometer reading requires that two bytes be

read, the low byte must be read first. Both the low and high bytes are then frozen until read. At power-on, these registers contain 0x0000 until

the first valid fan TACH measurement is read into these registers. This prevents false interrupts from occurring while the fans are spinning

up. A count of 0xFFFF indicates that a fan is one of the following: stalled or blocked (object jamming the fan), failed (internal circuitry

destroyed), or not populated. (The ADT7490 expects to see a fan connected to each TACH. If a fan is not connected to that TACH, its TACH

minimum high and low bytes should be set to 0xFFFF.) An alternate function, for example, is TACH4 reconfigured as the THERM pin.

Table 29. Current PWM Duty Cycle Registers (Power−On Default = 0xFF) (Note 1)

R/W

Description

0x30

R/W

PWM1 current duty cycle (0% to 100% duty cycle = 0x00 to 0xFF).

0x31

R/W

PWM2 current duty cycle (0% to 100% duty cycle = 0x00 to 0xFF).

0x32

R/W

PWM3 current duty cycle (0% to 100% duty cycle = 0x00 to 0xFF).

1. These registers reflect the PWM duty cycle driving each fan at any given time. When in automatic fan speed control mode, the ADT7490

reports the PWM duty cycles back through these registers. The PWM duty cycle values vary according to temperature in automatic fan

speed control mode. During fan startup, these registers report back 0x00. In manual mode, the PWM duty cycle outputs can be set to any

duty cycle value by writing to these registers.

Table 30. Register 0x33 — PECI0 Reading Register (Power−On Default = 0x80)

R/W

Description

0x33

Read−only

PECI0: This register reads the eight bits representative of PECI Client Address 0x30.

Table 31. PECI Limit Registers

R/W

Description

Power−On Default

0x34

R/W

PECI low limit.

0x81

0x35

R/W

PECI high limit.

0x00

ADT7490ARQZ-R7 bảng dữ liệu(PDF) 50 Page - ON Semiconductor

ADT7490ARQZ-R7 bảng dữ liệu(HTML) 50 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

bảng dữ liệu tải về

Link URL