AS3525 datasheet(76/194 Pages) AMSCO

76 / 194 page

AS3525-A/-B C22O22

Data Sheet, Confidential

www.austriamicrosystems.com

Revision 1.13

- 194

Table 58 NAF error correction register

Name

Base

Default

NAFEcc

AS3525_NAND_FLASH_BASE

0x2

NAF Error correction code register

Offset 0x0008

The NAFEcc register offers access to the error correction code registers.

Bit

Bit Name

Default

Access

Bit Description

32:0

Nafecc [32:0]

0x0001

This register can be accessed up to 8 times and contains the

following data:

1.access => Line Parity Block1

2.access => Column Parity Block1**

3.access => Line Parity Block2

4.access => Column Parity Block2**

5.access => Line Parity Block3

6.access => Column Parity Block3**

7.access => Line Parity Block4

8.access => Column Parity Block4**

(9.access => same as 1.access)

Note: * Before access to NAFEcc registers is possible, NAFMode register has to be set to 0xd4 (after page write operation) or

to 0x54 (after page read operation). NAFEcc register contents will be cleared if NAFMode register bits 6 and 5 are both ‘1’.

** Only bits 11 to 0 are relevant for column parity, other bits are ‘0’;

The content of NAFEcc depends on the device type.

X8 (8-bit data bus) devices:

Line Parity Block1

: will contain the line

parity of byte 1 to 512 (after 512 r/w cycles)

Column Parity Block1 : will contain the column

parity of byte 1 to 512 (after 512 r/w cycles)

Line Parity Block2

: will contain the line

parity of byte 513 to 1024 (after 1024 r/w cycles)

Column Parity Block2 : will contain the column

parity of byte 513 to 1024 (after 1024 r/w cycles)

Line Parity Block3

: will contain the line

parity of byte 1025 to 1536 (after 1536 r/w cycles)

Column Parity Block3 : will contain the column

parity of byte 1025 to 1536 (after 1536 r/w cycles)

Line Parity Block4

: will contain the line

parity of byte 1537 to 2048 (after 2048 r/w cycles)

Column Parity Block4 : will contain the column

parity of byte 1537 to 2048 (after 2048 r/w cycles)

X16 (16-bit data bus) devices:

Line Parity Block1

: will contain the line

parity of halfword(7:0) 1 to 512 (after 512 r/w cycles)

Column Parity Block1 : will contain the column

parity of halfword(7:0) 1 to 512 (after 512 r/w cycles)

Line Parity Block2

: will contain the line

parity of halfword(15:8) 1 to 512 (after 512 r/w cycles)

Column Parity Block2 : will contain the column

parity of halfword(15:8) 1 to 512 (after 512 r/w cycles)

Line Parity Block3

: will contain the line

parity of halfword(7:0) 513 to 1024 (after 1024 r/w cycles)

Column Parity Block3 : will contain the column

parity of halfword(7:0) 513 to 1024 (after 1024 r/w cycles)

Line Parity Block4

: will contain the line

parity of halfword(15:8) 513 to 1024 (after 1024 r/w cycles)

Column Parity Block4 : will contain the column

parity of halfword(15:8) 513 to 1024 (after 1024 r/w cycles)

Note: Read ECC is not performed in unbuffered READ mode (this means when CPU accesses the Nand Flash through the

NAF_DATA registers)

AS3525 bảng dữ liệu(PDF) 76 Page - ams AG

AS3525 bảng dữ liệu(HTML) 76 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL