56F8166 datasheet(19/182 Pages) FREESCALE

19 / 182 page

Signal Pins

56F8366 Technical Data, Rev. 7

Freescale Semiconductor

Preliminary

VSSA_ADC

103

Supply

ADC Analog Ground — This pin supplies an analog ground to the

ADC modules.

OCR_DIS

Input

On-Chip Regulator Disable —

Tie this pin to VSS to enable the on-chip regulator

Tie this pin to VDD to disable the on-chip regulator

This pin is intended to be a static DC signal from power-up to

shut down. Do not try to toggle this pin for power savings

during operation.

VCAP1

Supply

VCAP1 - 4 — When OCR_DIS is tied to VSS (regulator enabled),

connect each pin to a 2.2

μF or greater bypass capacitor in order to

bypass the core logic voltage regulator, required for proper chip

operation. When OCR_DIS is tied to VDD (regulator disabled),

these pins become VDD_CORE and should be connected to a

regulated 2.5V power supply.

Note: This bypass is required even if the chip is powered with

an external supply.

VCAP2

128

VCAP3

VCAP4

VPP1

125

Input

VPP1 - 2 — These pins should be left unconnected as an open

circuit for normal functionality.

VPP2

CLKMODE

Input

Clock Input Mode Selection — This input determines the function

of the XTAL and EXTAL pins.

1 = External clock input on XTAL is used to directly drive the input

clock of the chip. The EXTAL pin should be grounded.

0 = A crystal or ceramic resonator should be connected between

XTAL and EXTAL.

EXTAL

Input

External Crystal Oscillator Input — This input can be connected

to an 8MHz external crystal. Tie this pin low if XTAL is driven by an

external clock source.

XTAL

Input/

Output

Chip-driven

Crystal Oscillator Output — This output connects the internal

crystal oscillator output to an external crystal.

If an external clock is used, XTAL must be used as the input and

EXTAL connected to GND.

The input clock can be selected to provide the clock directly to the

core. This input clock can also be selected as the input clock for

the on-chip PLL.

Table 2-2 Signal and Package Information for the 144-Pin LQFP

Signal Name

Pin No.

Type

State

During

Reset

Signal Description

56F8166 bảng dữ liệu(PDF) 19 Page - Freescale Semiconductor, Inc

56F8166 bảng dữ liệu(HTML) 19 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL