56F8166 datasheet(97/182 Pages) FREESCALE

97 / 182 page

56F8366 Technical Data, Rev. 7

Freescale Semiconductor

Preliminary

5.6.6.7

SCI 1 Transmitter Empty Interrupt Priority Level (SCI1_XMIT IPL)—

Bits 3–2

This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.

They are disabled by default.

•

00 = IRQ disabled (default)

•

01 = IRQ is priority level 0

•

10 = IRQ is priority level 1

•

11 = IRQ is priority level 2

5.6.6.8

SPI 0 Transmitter Empty Interrupt Priority Level (SPI0_XMIT IPL)—

Bits 1–0

This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.

They are disabled by default.

•

00 = IRQ disabled (default)

•

01 = IRQ is priority level 0

•

10 = IRQ is priority level 1

•

11 = IRQ is priority level 2

5.6.7

Interrupt Priority Register 6 (IPR6)

Figure 5-9 Interrupt Priority Register 6 (IPR6)

5.6.7.1

Timer C, Channel 0 Interrupt Priority Level (TMRC0 IPL)—Bits 15–14

This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.

They are disabled by default.

•

00 = IRQ disabled (default)

•

01 = IRQ is priority level 0

•

10 = IRQ is priority level 1

•

11 = IRQ is priority level 2

Base + $6

Read

TMRC0 IPL

TMRD3 IPL

TMRD2 IPL

TMRD1 IPL

TMRD0 IPL

DEC0_XIRQ

IPL

DEC0_HIRQ

IPL

Write

RESET

00000

0000000

0000

56F8166 bảng dữ liệu(PDF) 97 Page - Freescale Semiconductor, Inc

56F8166 bảng dữ liệu(HTML) 97 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL