MFRC522 datasheet(36/96 Pages) NXP

36 / 96 page

MFRC522_33

Product data sheet

PUBLIC

Rev. 3 — 26 October 2009

112133

36 of 96

NXP Semiconductors

MFRC522

Contactless reader IC

9.3 Register descriptions

9.3.1 Page 0: Command and status

9.3.1.1

Reserved register 00h

Functionality is reserved for future use.

9.3.1.2

CommandReg register

Starts and stops command execution.

9.3.1.3

ComIEnReg register

Control bits to enable and disable the passing of interrupt requests.

Table 21.

Reserved register (address 00h); reset value: 00h bit allocation

Bit

Symbol

reserved

Access

Table 22.

Reserved register bit descriptions

Bit

Symbol

Description

7 to 0

reserved

Table 23.

CommandReg register (address 01h); reset value: 20h bit allocation

Bit

Symbol:

reserved

RcvOff

PowerDown

Command[3:0]

Access:

R/W

Table 24.

CommandReg register bit descriptions

Bit

Symbol

Value Description

7 to 6 reserved

reserved for future use

RcvOff

analog part of the receiver is switched off

PowerDown

Soft power-down mode entered

MFRC522 starts the wake up procedure during which this bit is

read as a logic 1; it is read as a logic 0 when the MFRC522 is

ready; see Section 8.6.2 on page 31

Remark: The PowerDown bit cannot be set when the SoftReset

command is activated

3 to 0 Command[3:0] -

activates a command based on the Command value; reading this

page 67

Table 25.

ComIEnReg register (address 02h); reset value: 80h bit allocation

Bit

Symbol

IRqInv

TxIEn

RxIEn

IdleIEn

HiAlertIEn

LoAlertIEn

ErrIEn

TimerIEn

Access

R/W

MFRC522 bảng dữ liệu(PDF) 36 Page - NXP Semiconductors

MFRC522 bảng dữ liệu(HTML) 36 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL