công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

7906 bảng dữ liệu(PDF) 156 Page - Renesas Technology Corp

tên linh kiện 7906
Giải thích chi tiết về linh kiện  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  531 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7906 bảng dữ liệu(HTML) 156 Page - Renesas Technology Corp

Back Button 7906 Datasheet HTML 152Page - Renesas Technology Corp 7906 Datasheet HTML 153Page - Renesas Technology Corp 7906 Datasheet HTML 154Page - Renesas Technology Corp 7906 Datasheet HTML 155Page - Renesas Technology Corp 7906 Datasheet HTML 156Page - Renesas Technology Corp 7906 Datasheet HTML 157Page - Renesas Technology Corp 7906 Datasheet HTML 158Page - Renesas Technology Corp 7906 Datasheet HTML 159Page - Renesas Technology Corp 7906 Datasheet HTML 160Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 531 page
background image
7906 Group User’s Manual Rev.2.0
8-5
TIMER B
0
1
2
3
7 to 4
8.2.4 Timer Bi interrupt control register
Figure 8.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer
to “CHAPTER 6. INTERRUPTS.”
8.2 Block description
Fig. 8.2.4 Structure of timer Bi interrupt control register
(1)
Interrupt priority level select bits (bits 2 to 0)
These bits are used to select a timer Bi interrupt’s priority level. When using timer Bi interrupts,
select the priority level from levels 1 through 7. When a timer Bi interrupt request occurs, its priority
level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is
enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt
disable bit (I) = “0.”) To disable timer Bi interrupts, set these bits to “0002” (level 0).
(2)
Interrupt request bit (bit 3)
This bit is set to “1” when a timer Bi interrupt request occurs. This bit is automatically cleared to “0”
when the timer Bi interrupt request is accepted. This bit can be set to “1” or cleared to “0” by
software.
Timer Bi interrupt control register (i = 0 to 2) (Addresses 7A16 to 7C16)
Interrupt priority level select bits
Interrupt request bit
Nothing is assigned.
b7 b6 b5 b4 b3 b2 b1 b0
Note: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.
0 0 0 : Level 0 (Interrupt disabled)
0 0 1 : Level 1
0 1 0 : Level 2
0 1 1 : Level 3
1 0 0 : Level 4
1 0 1 : Level 5
1 1 0 : Level 6
1 1 1 : Level 7
b2 b1 b0
0 : No interrupt requested
1 : Interrupt requested
0
0
0
0
Undefined
RW
RW
RW
RW
(Note)
—
Bit name
Bit
Function
At reset
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com