7906 datasheet(91/531 Pages) RENESAS

91 / 531 page

7906 Group User’s Manual Rev.2.0

INTERRUPTS

6-12

6.6 Interrupt priority level detection time

When the interrupt priority level detection time has passed after sampling starts, an interrupt request is

accepted. The interrupt priority level detection time can be selected by software. (See Figure 6.6.1.) Usually,

select “2 cycles of fsys” as the interrupt priority level detection time.

Figure 6.6.2 shows the interrupt priority level detection time.

6.6 Interrupt priority level detection time

Fig. 6.6.2 Interrupt priority level detection time

fsys

Op-code fetch cycle

Sampling pulse

(a) 7 cycles of fsys

(b) 4 cycles of fsys

Interrupt priority level

detection time

(Note)

Note: The pulse resides when “2 cycles of fsys” is selected.

Fig. 6.6.1 Structure of processor mode register 0

Bit name

Bit

Processor mode register 0 (Address 5E16)

Function

At reset

R/W

Processor mode bits

Interrupt priority detection time

select bits

Software reset bit

Fix this bit to “0.”

b7 b6 b5 b4 b3 b2 b1 b0

0 0 : Single-chip mode

0 1 : Do not select.

1 0 : Do not select.

1 1 : Do not select.

b1 b0

0 0 : 7 cycles of fsys

0 1 : 4 cycles of fsys

1 0 : 2 cycles of fsys

1 1 : Do not select.

b5 b4

The microcomputer is reset by writing “1” to this

bit. The value is “0” at reading.

0X X 0 0

Any of these bits may be either “0” or “1.”

X : It may be either “0” or “1.”

7906 bảng dữ liệu(PDF) 91 Page - Renesas Technology Corp

7906 bảng dữ liệu(HTML) 91 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL