7733 datasheet(563/940 Pages) RENESAS

563 / 940 page

APPENDIX

7733 Group User’s Manual

21-15

Appendix 3. Control registers

UARTi transmission buffer register

(b15)

(b8)

UART0 transmission buffer register (addresses 3316, 3216)

UART1 transmission buffer register (addresses 3B16, 3A16)

UART2 transmission buffer register (addresses 6716, 6616)

Bit

Not implemented.

The transmit data is set.

At reset

Un-

defined

Functions

8 to 0

15 to 9

Un-

defined

—

UART0, UART1 transmit/receive control register 0

0: At the falling edge of the transfer

clock, transmit data is output; at

the rising edge of the transfer

clock, receive data is input.

When not in transferring, pin

CLKi’s level is “H.”

1: At the rising edge of the transfer

clock, transmit data is output; at

the falling edge of the transfer

clock, receive data is input.

When not in transferring, pin

CLKi’s level is “L.”

0: The CTS/RTS function is enabled.

1: The CTS/RTS function is disabled.

(P80 and P84 function as

programmable I/O ports.)

(Valid when the CTS/RTS enable

bit is “0.”)

CTS

/RTS function selection bit

Bit

BRG count source selection bits

Bit name

At reset

0: Data is present in the transmission

1: No data is present in the transmission

Functions

0 0: Clock f2

0 1: Clock f16

1 0: Clock f64

1 1: Clock f512

UART0 transmit/receive control register 0 (address 3416)

UART1 transmit/receive control register 0 (address 3C16)

b1 b0

0: The CTS function is selected.

1: The RTS function is selected.

CTS

/RTS enable bit

Transmission register empty flag

Clocks f2, f16, f64, and f512: Refer to chapter “14. CLOCK GENERATING CIRCUIT.”

Note: Fix bits 6 and 7 to “0” in the UART mode.

Data output selection bit

0: Pin TxDi is set for CMOS output.

1: Pin TxDi is set for N-channel open-

drain output.

0: LSB (Least Significant Bit) first

1: MSB (Most Significant Bit) first

CLK polarity selection bit

(This bit is used in the clock

synchronous serial I/O mode.)

(Note)

Transfer format selection bit

(This bit is used in the clock

synchronous serial I/O mode.)

(Note)

7733 bảng dữ liệu(PDF) 563 Page - Renesas Technology Corp

7733 bảng dữ liệu(HTML) 563 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL