SH7721 datasheet(114/1524 Pages) RENESAS

114 / 1524 page

Section 2

CPU

Rev. 3.00 Jan. 18, 2008 Page 52 of 1458

REJ09B0033-0300

2.4.2

Memory Data Formats

Memory data formats are classified into byte, word, and longword. Memory can be accessed in

byte, word, and longword. When the memory operand is only a byte (8 bits) or a word (16 bits), it

is sign-extended into a longword when loaded into a register.

An address error will occur if word data starting from an address other than 2n or longword data

starting from an address other than 4n is accessed. In such cases, the data accessed cannot be

guaranteed.

When a word or longword operand is accessed, the byte positions on the memory corresponding to

the word or longword data on the register is determined to the specified endian mode (big endian

or little endian).

Figure 2.7 shows a byte correspondence in big endian mode. In big endian mode, the MSB byte in

the register corresponds to the lowest address in the memory, and the LSB the in the register

corresponds to the highest address. For example, if the contents of the general register R0 is stored

at an address indicated by the general register R1 in longword, the MSB byte of the R0 is stored at

the address indicated by the R1 and the LSB byte of the R1 register is stored at the address

indicated by the (R1 +3).

The on-chip device registers assigned to memory are accessed in big endian mode. Note that the

available access size (byte, word, or long word) differs in each register.

Note:

The CPU instruction codes of this LSI must be stored in word units. In big endian mode,

the instruction code must be stored from upper byte to lower byte in this order from the

word boundary of the memory.

@(R1+0) @(R1+1) @(R1+2) @(R1+3)

[7:0]

[15:8]

[7:0]

[31:24]

[23:16]

[15:8]

[7:0]

[31:24]

[23:16]

[15:8]

[7:0]

[15:8]

[7:0]

(a) Byte access

Example: MOV.B R0, @R1

(R1 = Address 4n)

(b) Word access

Example: MOV.W R0, @R1

(R1 = Address 4n)

Example: MOV.L R0, @R1

(R1 = Address 4n)

Byte position

in R0

Byte position

in memory

Figure 2.7

Data Format on Memory (Big Endian Mode)

SH7721 bảng dữ liệu(PDF) 114 Page - Renesas Technology Corp

SH7721 bảng dữ liệu(HTML) 114 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL