SH7721 datasheet(55/1524 Pages) RENESAS

55 / 1524 page

Rev. 3.00 Jan. 18, 2008 Page lv of lxii

Section 6 X/Y Memory

Table 6.1

X/Y Memory Virtual Addresses ........................................................................... 213

Table 6.2

MMU and Cache Settings..................................................................................... 216

Section 7 Exception Handling

Table 7.1

Exception Event Vectors....................................................................................... 225

Table 7.2

Instruction Positions and Restriction Types.......................................................... 235

Table 7.3

SPC Value When a Re-Execution Type Exception Occurs in Repeat Control

(SR.RC[11:0]

≥2)...................................................................................................237

Table 7.4

Exception Acceptance in the Repeat Loop ........................................................... 239

Table 7.5

Instruction Where a Specific Exception Occurs

When a Memory Access Exception Occurs in Repeat Control

(SR.RC[11:0]

≥1)...................................................................................................240

Section 8 Interrupt Controller (INTC)

Table 8.1

Pin Configuration.................................................................................................. 245

Table 8.2

Interrupt Sources and IPRA to IPRJ ..................................................................... 248

Table 8.3

Interrupt Exception Handling Sources and Priority (IRQ Mode) ......................... 270

Table 8.4

Interrupt Exception Handling Sources and Priority (IRL Mode).......................... 272

Table 8.5

Interrupt Level and INTEVT Code....................................................................... 275

Section 9 Bus State Controller (BSC)

Table 9.1

Pin Configuration.................................................................................................. 283

Table 9.2

Address Space Map 1 (CMNCR.MAP = 0).......................................................... 287

Table 9.3

Address Space Map 2 (CMNCR.MAP = 1).......................................................... 288

Table 9.4

Correspondence between External Pins (MD3 and MD4),

Memory Type of CS0, and Memory Bus Width................................................... 289

Table 9.5

Correspondence between External Pin (MD5) and Endians ................................. 289

Table 9.6

32-Bit External Device/Big Endian Access and Data Alignment......................... 331

Table 9.7

16-Bit External Device/Big Endian Access and Data Alignment......................... 332

Table 9.8

8-Bit External Device/Big Endian Access and Data Alignment........................... 333

Table 9.9

32-Bit External Device/Little Endian Access and Data Alignment ...................... 334

Table 9.10

16-Bit External Device/Little Endian Access and Data Alignment ...................... 335

Table 9.11

8-Bit External Device/Little Endian Access and Data Alignment ........................ 336

Table 9.12

Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0],

and Address Multiplex Output (1)-1..................................................................... 349

Table 9.12

Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0],

and Address Multiplex Output (1)-2..................................................................... 350

Table 9.13

Relationship between A2/3BSZ[1:0], A2/3ROW[1:0], A2/3COL[1:0],

and Address Multiplex Output (2)-1..................................................................... 351

SH7721 bảng dữ liệu(PDF) 55 Page - Renesas Technology Corp

SH7721 bảng dữ liệu(HTML) 55 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL