| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
3819 bảng dữ liệu(PDF) 31 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
3819 bảng dữ liệu(HTML) 31 Page - Renesas Technology Corp |
|
31 / 218 page ![]() 17 3819 Group SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS INTERRUPTS Interrupts occur by 20 sources: 5 external, 14 internal, and 1 soft- ware. Interrupt Control Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software in- terrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are “1” and the in- terrupt disable flag is “0”. Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the BRK instruction interrupt. Interrupt Operation When an interrupt is received, the contents of the program counter and processor status register are automatically stored into the stack. The interrupt disable flag is set to inhibit other interrupts from interfering. The corresponding interrupt request bit is cleared and the interrupt jump destination address is read from the vector table into the program counter. Notes on Use When the active edge of an external interrupt (INT0 to INT4) is changed or when switching interrupt sources in the same vector address, the corresponding interrupt request bit may also be set. Therefore, please take following sequence; (1) Disable the external interrupt which is selected. (2) Change the active edge. (3) Clear the interrupt request bit which is selected to “0”. (4) Enable the external interrupt which is selected. Table 1. Interrupt vector addresses and priority Interrupt Request Generating Conditions High FFFD16 Interrupt Source Priority Low FFFC16 Remarks Reset (Note 2) Non-maskable External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) Valid when interrupt interval determination is operating Valid when serial I/O ordinary mode is selected Valid when serial I/O automatic transfer mode is selected Valid when serial I/O2 is se- lected Valid when serial I/O3 is se- lected STP release timer underflow 1 Notes 1 : Vector addresses contain interrupt jump destination addresses. 2 : Reset function in the same way as an interrupt with the highest priority. Vector Addresses (Note 1) At reset At detection of either rising or falling edge of INT0 input At detection of either rising or falling edge of INT1/ZCR input At detection of either rising or falling edge of INT2 input INT0 INT1/ZCR INT2 Remote control/ counter overflow Serial I/O1 Serial I/O automatic transfer Serial I/O2 Serial I/O3 Timer 1 Timer 2 Timer 3 Timer 4 Timer 5 Timer 6 INT3 2 3 At 8-bit counter overflow At completion of data transfer At completion of the last data transfer At completion of data transfer At completion of data transfer At timer 1 underflow At timer 2 underflow At timer 3 underflow At timer 4 underflow At timer 5 underflow At timer 6 underflow At detection of either rising or falling edge of INT3 input External interrupt (active edge selectable) Valid when INT4 interrupt is selected External interrupt (active edge selectable) Valid when A-D conversion in- terrupt is selected At detection of either rising or falling edge of INT4 input At completion of A-D conver- sion At falling edge of the last digit immediately before blanking period starts At rising edge of each digit At BRK instruction execution Valid when FLD blanking in- terrupt is selected Valid when FLD digit interrupt is selected Non-maskable software inter- rupt FFFA16 FFF816 FFF616 FFF416 FFF216 FFF016 FFEE16 FFEC16 FFEA16 FFE816 FFE616 FFE416 FFE216 FFE016 FFDE16 FFDC16 FFFB16 FFF916 FFF716 FFF516 FFF316 FFF116 FFEF16 FFED16 FFEB16 FFE916 FFE716 FFE516 FFE316 FFE116 FFDF16 FFDD16 4 5 6 7 8 9 10 11 12 13 14 15 16 17 INT4 A-D conversion FLD blanking FLD digit BRK instruction |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |