SH7021 datasheet(31/509 Pages) RENESAS

31 / 509 page

10 RENESAS

Table 1.3

Pin Functions (cont)

Type

Symbol

Pin No.

I/O

Name and Function

Operating

mode

control

MD2,

MD1,

MD0

79–77

Mode select: Selects the operating mode. Do not

change these inputs while the chip is operating. The

following table lists the possible operating modes and

their corresponding MD2–MD0 values.

MD2 MD1

MD0

Operating

Mode

On-chip

ROM

Bus

Size in

Area 0

MCU mode

Disabled

8 bits

16 bits

Enabled*

(Reserved)

PROM

mode*

Interrupts

NMI

Nonmaskable interrupt: Nonmaskable interrupt request

signal. The rising or falling edge can be selected for

signal detection.

IRQ0–

IRQ7

65–68,

97–100

Interrupt request 0–7: Maskable interrupt request

signals. Level input or edge-triggered input can be

selected.

IRQOUT

Slave interrupt request output: Indicates occurrence of

an interrupt while the bus is released.

Address

bus

A21–A0

45–42, 40,

39, 37–33,

31–25,

23–20

Address bus: Outputs addresses.

Data bus

AD15–

AD0

19–16, 14,

12-5, 3–1

I/O

Data bus: 16-bit bidirectional data bus that is

multiplexed with the lower 16 bits of the address bus.

DPH

I/O

Upper data bus parity: Parity data for D15–D8.

DPL

I/O

Lower data bus parity: Parity data for D7–D0.

Bus

control

WAIT

Wait: Requests the insertion of wait states (TW) into

the bus cycle when the external address space is

accessed.

Notes : 1.Use prohibited in the SH7020 Romless version.

2.Can only be used in the SH7021 ZTAT version.

SH7021 bảng dữ liệu(PDF) 31 Page - Renesas Technology Corp

SH7021 bảng dữ liệu(HTML) 31 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL