SH7021 datasheet(71/509 Pages) RENESAS

71 / 509 page

RENESAS 51

Table 4.3

Calculation of Exception Vector table Addresses

Exception Source

Calculation of Vector table Addresses

Reset

(Vector table address) = (vector table address offset) =

(vector number)

× 4

Address error, interrupt, instructions

(Vector table address) = VBR + (vector table address offset)

= VBR + (vector number)

× 4

Note:

VBR: Vector base register. For vector table address offsets and vector numbers, see table

4.2.

4.2

Reset

4.2.1

Reset Types

A reset is the highest-priority exception. There are two types of reset: power-on reset and manual

reset. As table 4.4 shows, a power-on reset initializes the internal state of the CPU and all registers

of the on-chip peripheral modules. A manual reset initializes the internal state of the CPU and all

registers of the on-chip peripheral modules except the bus state controller (BSC), pin function

controller (PFC) and I/O ports (I/O).

Table 4.4

Reset Types

Transition Conditions

Internal State

Reset

NMI

RES

CPU

On-Chip Peripheral Module

Power-on Reset

High

Low

Initialize

Manual Reset

Low

Initialize

Initialize all except BSC, PFC and I/O

4.2.2

Power-On Reset

When the NMI pin is high, a low input at the

RES pin drives the chip into the power-on reset state.

The

RES pin should be driven low while the clock pulse generator (CPG) is stopped (or while the

CPG is operating during the oscillation settling time) for at least 20 tcyc to assure that the LSI is

reset. A power-on reset initializes the internal state of the CPU and all registers of the on-chip

peripheral modules. For pin states in the power-on reset state, see appendix B, Pin States.

While the NMI pin remains high, if the

RES pin is held low for a certain time then driven high in

the power-on state, power-on reset exception processing begins. The CPU then:

1. Reads the start address (initial PC value) from the exception vector table.

2. Reads the initial stack pointer value (SP) from the exception vector table.

SH7021 bảng dữ liệu(PDF) 71 Page - Renesas Technology Corp

SH7021 bảng dữ liệu(HTML) 71 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL