SH7021 datasheet(16/509 Pages) RENESAS

16 / 509 page

10.3

CPU Interface .................................................................................................................... 241

10.3.1 16-Bit Accessible Registers.................................................................................. 241

10.3.2 8-Bit Accessible Registers.................................................................................... 243

10.4

Description of Operation ................................................................................................... 244

10.4.1 Overview .............................................................................................................. 244

10.4.2 Basic Functions .................................................................................................... 245

10.4.3 Synchronizing Mode ............................................................................................ 256

10.4.4 PWM Mode .......................................................................................................... 258

10.4.5 Reset-Synchronized PWM Mode ......................................................................... 262

10.4.6 Complementary PWM Mode................................................................................ 264

10.4.7 Phase Counting Mode .......................................................................................... 272

10.4.8 Buffer Mode ......................................................................................................... 274

10.4.9 ITU Output Timing .............................................................................................. 280

10.5

Interrupts............................................................................................................................ 281

10.5.1 Timing of Setting Status Flags ............................................................................. 281

10.5.2 Clear Timing of Status Flags................................................................................ 283

10.5.3 Interrupt Sources and Activating the DMAC ....................................................... 284

10.6

Notes and Precautions........................................................................................................ 285

10.6.1 Contention between TCNT Write and Clear........................................................ 285

10.6.2 Contention between TCNT Word Write and Increment ...................................... 286

10.6.3 Contention between TCNT Byte Write and Increment........................................ 287

10.6.4 Contention between GR Write and Compare Match............................................ 288

10.6.5 Contention between TCNT Write and Overflow/Underflow ............................... 289

10.6.6 Contention between General Register Read and Input Capture ........................... 290

10.6.7 Contention Between Counter Clearing by Input Capture and Counter

Increment.............................................................................................................. 291

10.6.8 Contention between General Register Write and Input Capture.......................... 292

10.6.9 Note on Waveform Cycle Setting ........................................................................ 292

10.6.10 Contention Between BR Write and Input Capture ............................................... 293

10.6.11 Note on Writing in the Synchronizing Mode ....................................................... 294

10.6.12 Note on Setting Reset-synchronized PWM Mode/Complementary

PWM Mode .......................................................................................................... 294

10.6.13 Clearing the Complementary PWM Mode........................................................... 295

10.6.14 ITU Operating Modes .......................................................................................... 295

Section 11 Programmable Timing Pattern Controller (TPC) ............................... 303

11.1

Overview............................................................................................................................ 303

11.1.1 Features ................................................................................................................ 303

11.1.2 Block Diagram...................................................................................................... 304

11.1.3 Input/Output Pins.................................................................................................. 305

11.1.4 Registers ............................................................................................................... 306

11.2

Register Descriptions......................................................................................................... 306

11.2.1 Port B Control Registers 1 and 2 (PBCR1, PCBR2)............................................ 306

SH7021 bảng dữ liệu(PDF) 16 Page - Renesas Technology Corp

SH7021 bảng dữ liệu(HTML) 16 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL