7643 datasheet(305/424 Pages) RENESAS

305 / 424 page

Rev.2.00

Aug 28, 2006

page 184 of 202

7643 Group

REJ09B0133-0200

APPLICATION

2.8 External device connection

AB0 to AB7

(Port P0)

(AB15)

ta(OE)

50 ns (max.)

AB8 to AB14

(Port P1)

(RD of 7643)

DB0 to DB7

(Port P2)

Lower address

Upper address

twl(RD)

(1 + 0.5) • 83.33 ns – 5 ns (min.)

tsu(DB-RD)

13 ns (min.)

“H” level

td(AH-RD), td(AL-RD) : AB15-AB8, AB7-AB0 valid time before RD of 7643 group

twl(RD)

: RD pulse width of 7643 group

ta(OE)

: Output enable access time of M5M5256BP-10

tsu(DB-RD) : Data bus setup time before RD of 7643 group

f(XIN) = 24 MHz

Vcc = 5 V

td(AH-RD): 0.5 • 83.33 ns – 28 ns (min.)

td(AL-RD): 0.5 • 83.33 ns – 30 ns (min.)

AB0 to AB7

(Port P0)

AB8 to AB14

(Port P1)

(RD of 7643)

DB0 to DB7

(Port P2)

Lower address

Upper address

“H” level

tPHL

5.8 ns

(max.)

ta(OE)

50 ns (max.)

twl(RD)

(1 + 0.5) • 83.33 ns – 5 ns (min.)

tsu(DB-RD)

13 ns (min.)

td(AH-RD), td(AL-RD) : AB15-AB8, AB7-AB0 valid time before RD of 7643 group

twl(RD)

: RD pulse width of 7643 group

tPHL

: Output delay time of 74F04

ta(OE)

: Output enable access time of M5M27C256AK-10

tsu(DB-RD) : Data bus setup time before RD of 7643 group

f(XIN) = 24 MHz

Vcc = 5 V

td(AH-RD): 0.5 • 83.33 ns – 28 ns (min.)

td(AL-RD): 0.5 • 83.33 ns – 30 ns (min.)

Fig. 2.8.11 Read cycle (OE access, SRAM)

Fig. 2.8.12 Read cycle (OE access, EPROM)

7643 bảng dữ liệu(PDF) 305 Page - Renesas Technology Corp

7643 bảng dữ liệu(HTML) 305 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL