| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
7643 bảng dữ liệu(PDF) 163 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7643 bảng dữ liệu(HTML) 163 Page - Renesas Technology Corp |
|
163 / 424 page ![]() Rev.2.00 Aug 28, 2006 page 42 of 202 7643 Group REJ09B0133-0200 APPLICATION 2.4 UART UART transmit/receive buffer registers 1, 2 b7 b6 b5 b4 b3 b2 b1 b0 UART transmit/receive buffer register 1 (UTRB1: address 3416) b 0 Undefined Functions At reset R W 1 Undefined 2 Undefined 3 Undefined 4 Undefined 5 Undefined 6 Undefined 7 Undefined The transmit buffer register and the receive buffer register are located at the same address. Writing a transmitting data and reading a received data are performed through the UTRB. This is its low-order byte. •At write The data is written into the transmit buffer register. It is not done into the receive buffer register. •At read The contents of receive buffer register is read. If a character bit length is 7 bits, the MSB of received data is invalid. Note that the contents of transmit buffer register cannot be read. b7 b6 b5 b4 b3 b2 b1 b0 UART transmit/receive buffer register 2 (UTRB2: address 3516) b 0 Undefined Functions At reset R W 1 Undefined 2 Undefined 3 Undefined 4 Undefined 5 Undefined 6 Undefined 7 Undefined The transmit buffer register and the receive buffer register are located at the same address. Writing a transmitting data and reading a received data are performed through the UTRB. This is its high-order byte. •At write The data is written into the transmit buffer register. It is not done into the receive buffer register. •At read The contents of receive buffer register is read. If a character bit length is 9 bits, the received high-order 7 bits of UTRB2 are “0” Note that the contents of transmit buffer register cannot be read. If a character bit length is 7 or 8 bits, the received contents of UTRB2 are invalid. Nothing is arranged for these bits. These are write disable bits. ✕ ✕ ✕ ✕ ✕ ✕ ✕ When these bits are read out, the contents are “0”. Fig. 2.4.7 Structure of UART transmit/receive buffer registers 1, 2 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |