7643 datasheet(383/424 Pages) RENESAS

383 / 424 page

7643 Group

REJ09B0133-0200

APPENDIX

3.5 Control registers

Rev.2.00

Aug 28, 2006

page 60 of 98

DMAC index and status register

b7 b6 b5 b4 b3 b2 b1 b0

DMAC index and status register

(DMAIS : address 3F16)

Name

Functions

At reset R W

DMAC channel 0 suspend

flag (D0SFI) (Note 1)

DMAC transfer suspend

control bit (DTSC) (Note 2)

DMAC channel 1 count

0 : No underflow

1 : Underflow generated

0 : Not suspended

1 : Suspended

DMAC channel 1 suspend

flag (D1SFI) (Note 1)

0 : No underflow

1 : Underflow generated

DMAC register reload

disable bit (DRLDD)

(Note 3)

Channel index bit (DCI)

0 : Channel 0 accessible

1 : Channel 1 accessible

Accessed registers: Mode register,

source register, destination register,

transfer count register.

DMAC channel 0 count

Nothing is arranged for this bit.

Fix this bit to “0”.

0 : Not suspended

1 : Suspended

0 :Suspending only burst transfers during

interrupt process

1 : Suspending both burst and cycle steal

transfers during interrupt process

0 :Enabling reload of source and

destination registers of both channels

1 : Disabling reload of source and

destination registers of both channels

Notes 1: Suspended by an interrupt.

2: Transfer suspended during interrupt process

3: This settings affect the source and destination registers of both channels.

✽

✽: “0” can be set by software, but “1” cannot be set.

Fig. 3.5.29 Structure of DMAC index and status register

7643 bảng dữ liệu(PDF) 383 Page - Renesas Technology Corp

7643 bảng dữ liệu(HTML) 383 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL