SH7014 datasheet(101/754 Pages) RENESAS

101 / 754 page

5. Exception Processing

Rev.5.00 Sep. 27, 2007 Page 67 of 716

REJ09B0398-0500

5.5

Exceptions Triggered by Instructions

5.5.1

Types of Exceptions Triggered by Instructions

Exception processing can be triggered by trap instructions, general illegal instructions, and illegal

slot instructions, as shown in table 5.8.

Table 5.8

Types of Exceptions Triggered by Instructions

Type

Source Instruction

Comment

Trap instructions

TRAPA

⎯

Illegal slot

instructions

Undefined code placed

immediately after a delayed

branch instruction (delay slot)

and instructions that rewrite the

Delayed branch instructions: JMP, JSR,

BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF,

BRAF

Instructions that rewrite the PC: JMP, JSR,

BRA, BSR, RTS, RTE, BT, BF, TRAPA,

BF/S, BT/S, BSRF, BRAF

General illegal

instructions

Undefined code anywhere

besides in a delay slot

⎯

5.5.2

Trap Instructions

When a TRAPA instruction is executed, trap instruction exception processing starts up. The CPU

operates as follows:

1. The status register (SR) is saved to the stack.

2. The program counter (PC) is saved to the stack. The PC value saved is the start address of the

instruction to be executed after the TRAPA instruction.

3. The exception service routine start address is fetched from the exception processing vector

table that corresponds to the vector number specified in the TRAPA instruction. That address

is jumped to and the program starts executing. The jump that occurs is not a delayed branch.

SH7014 bảng dữ liệu(PDF) 101 Page - Renesas Technology Corp

SH7014 bảng dữ liệu(HTML) 101 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL