H8S2245 datasheet(192/818 Pages) RENESAS

192 / 818 page

Section 6 Bus Controller

Rev.3.00 Mar. 26, 2007 Page 150 of 772

REJ09B0355-0300

6.3.6

Chip Select Signals

The H8S/2245 Group can output chip select signals (

CS0 to CS3) to areas 0 to 3, the signal being

driven low when the corresponding external space area is accessed. In normal mode, only the

CS0

signal can be output.

Figure 6.3 shows an example of

CSn (n = 0 to 3) output timing.

Enabling or disabling of the

CSn signal is performed by setting the data direction register (DDR)

for the port corresponding to the particular

CSn pin.

In ROM-disabled expansion mode, the

CS0 pin is placed in the output state after a power-on reset.

Pins

CS1 to CS3 are placed in the input state after a power-on reset, and so the corresponding

DDR should be set to 1 when outputting signals

CS1 to CS3.

In ROM-enabled expansion mode, pins

CS0 to CS3 are all placed in the input state after a power-

on reset, and so the corresponding DDR should be set to 1 when outputting signals

CS0 to CS3.

For details, see section 8, I/O Ports.

Bus cycle

Area n external address

Address bus

CSn

Figure 6.3

CSn

CSn Signal Output Timing (n = 0 to 3)

6.4

Basic Timing

The CPU is driven by a system clock (

φ), denoted by the symbol φ. The period from one rising

edge of

φ to the next is referred to as a "state." The memory cycle or bus cycle consists of one,

two, or three states. Different methods are used to access on-chip memory, on-chip peripheral

modules, and the external address space.

H8S2245 bảng dữ liệu(PDF) 192 Page - Renesas Technology Corp

H8S2245 bảng dữ liệu(HTML) 192 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL