M16CSLASH29 datasheet(203/499 Pages) RENESAS

203 / 499 page

14. Serial I/O

page 179

Figure 14.9 U2SMR3 and U2SMR4 Registers

UART2 Special Mode Register 3

Symbol

Address

After Reset

U2SMR3

037516

000X0X0X2

b7 b6 b5 b4 b3 b2 b1 b0

Bit Name

Bit

Symbol

Function

DL2

SDA2 digital delay

setup bit

(1, 2)

DL0

DL1

0 0 0 : Without delay

0 0 1 : 1 to 2 cycle(s) of U2BRG count source

0 1 0 : 2 to 3 cycles of U2BRG count source

0 1 1 : 3 to 4 cycles of U2BRG count source

1 0 0 : 4 to 5 cycles of U2BRG count source

1 0 1 : 5 to 6 cycles of U2BRG count source

1 1 0 : 6 to 7 cycles of U2BRG count source

1 1 1 : 7 to 8 cycles of U2BRG count source

Nothing is assigned. If necessary, set to 0.

When read, the content is undefined

b7 b6 b5

0 : Without clock delay

1 : With clock delay

Clock phase set bit

0 : CLK2 is CMOS output

1 : CLK2 is N-channel open drain output

Clock output select bit

CKPH

NODC

(b0)

Nothing is assigned. If necessary, set to 0.

When read, the content is undefined

Nothing is assigned. If necessary, set to 0.

When read, the content is undefined

(b2)

(b4)

NOTES:

1. Bits DL2 to DL0 are used to generate a delay in SDA output by digital means during I2C bus mode. In other than I2C bus

mode,set these bits to 0002 (no delay).

2. The amount of delay varies with the load on pins SCL2 and SDA2. Also, when using an external clock, the amount of

delay increases by about 100 ns.

UART2 Special Mode Register 4

Symbol

Address

After Reset

U2SMR4

037416

0016

b7 b6 b5 b4 b3 b2 b1 b0

Bit Name

Bit

Symbol

Function

ACKC

SCLHI

SWC9

Start condition

generate bit (1)

Stop condition

generate bit(1)

0 : Clear

1 : Start

SCL2,SDA2 output

select bit

ACK data bit

Restart condition

generate bit (1)

0 : Clear

1 : Start

0 : Clear

1 : Start

STAREQ

RSTAREQ

STPREQ

ACKD

0 : Start and stop conditions not output

1 : Start and stop conditions output

SCL2 output stop

enable bit

ACK data output

enable bit

0 : Disabled

1 : Enabled

0 : ACK

1 : NACK

0 : Serial I/O data output

1 : ACK data output

NOTE:

1. Set to 0 when each condition is generated.

STSPSEL

0 : SCL2 “L” hold disabled

1 : SCL2 “L” hold enabled

SCL2 wait bit 3

M16C/29 bảng dữ liệu(PDF) 203 Page - Renesas Technology Corp

M16C/29 bảng dữ liệu(HTML) 203 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL