công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

M37274EFSP bảng dữ liệu(PDF) 11 Page - Renesas Technology Corp

tên linh kiện M37274EFSP
Giải thích chi tiết về linh kiện  SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M37274EFSP bảng dữ liệu(HTML) 11 Page - Renesas Technology Corp

Back Button M37274EFSP Datasheet HTML 7Page - Renesas Technology Corp M37274EFSP Datasheet HTML 8Page - Renesas Technology Corp M37274EFSP Datasheet HTML 9Page - Renesas Technology Corp M37274EFSP Datasheet HTML 10Page - Renesas Technology Corp M37274EFSP Datasheet HTML 11Page - Renesas Technology Corp M37274EFSP Datasheet HTML 12Page - Renesas Technology Corp M37274EFSP Datasheet HTML 13Page - Renesas Technology Corp M37274EFSP Datasheet HTML 14Page - Renesas Technology Corp M37274EFSP Datasheet HTML 15Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 148 page
background image
10
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER
and ON-SCREEN DISPLAY CONTROLLER
M37274EFSP
PRELIMINARY
Notice:
This
is not
a final
specification.
Some
paramentic
limits
are
subject
to change.
MITSUBISHI MICROCOMPUTERS
FUNCTIONAL DESCRIPTION
Central Processing Unit (CPU)
The M37274EFSP uses the standard 740 Family instruction set. Refer
to the table of 740 Family addressing modes and machine instruc-
tions or the SERIES 740 <Software> User’s Manual for details on
the instruction set.
Machine-resident 740 Family instructions are as follows:
The FST, SLW instruction cannot be used.
The MUL, DIV, WIT and STP instructions can be used.
CPU Mode Register
The CPU mode register contains the stack page selection bit and
internal system clock selection bit. The CPU mode register is allo-
cated at address 00FB16.
Fig. 3. CPU Mode Register
b7 b6 b5 b4 b3 b2 b1 b0
B
After reset RW
CPU Mode Register
0, 1
2
3, 4
0
1
1
0
0
Name
Functions
Processor mode bits
(CM0, CM1)
0 0: Single-chip mode
0 1:
1 0:
Not available
1 1:
Fix these bits to “1.”
1
Stack page selection
bit (CM2) (See note)
1
b1 b0
0: 0 page
1: 1 page
10
0
5
6
Main Clock (X IN–XOUT)
stop bit
(CM6)
CPU mode register (CPUM) (CM) [Address FB16]
RW
RW
RW
RW
RW
XCOUT drivability
selection bit (CM5)
0: LOW drive
1: HIGH drive
0: Oscillating
1: Stopped
7
Internal system clock
selection bit
(CM7)
RW
0: XIN–XOUT selected
(high-speed mode)
1: XCIN–XCOUT selected
(high-speed mode)
Note: This bit is set to “1” after the reset release.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com