ORSPI4 datasheet(203/263 Pages) LATTICE

tên linh kiện	ORSPI4

Giải thích chi tiết về linh kiện	Dual SPI4 Interface and High-Speed SERDES FPSC

PDF	263 Pages

Scroll/Zoom	100%

nhà sản xuất	LATTICE [Lattice Semiconductor]

Trang chủ	http://www.latticesemi.com

Logo

203 / 263 page

Lattice Semiconductor

ORCA ORSPI4 Data Sheet

203

ORSPI4 Memory Controller External I/O Description

This section describes device I/O signals to/from the Memory Controller. Table 84 lists the external signals that

interface to the Memory Controller block.

Table 84. Memory Controller External Interface Signals

Pin Name

QDRII

SDRAM Pin

Name

Direction

O = FPSC Output

I = FPSC Input

Description

Interface to QDRII SDRAM

PMIK, PMIKN

K,K#

Clock for write data D, address SA, and enables W# and R#

PMID(35:0)

D(35:0)

Write data bus

PMIA(17:0)

SA(17:0)

Address bus

PMIWN

Write enable (active-LO)

PMIRN

Read enable (active-LO)

PMIC, PMICN

CQ,CQ#

Clock for read data Q

PMIQ(35:0)

Q(35:0)

Read data bus

REFCLK Source Inputs

MCREFCLK

Dedicated Memory Controller reference clock (HSTL)

ATREFCLK

-I

SPIA reference clock (LVTTL). Note that this signal also is fed to

the SPIA block.

BTREFCLK

-I

SPIB reference clock, (LVTTL). Note that this signal also is fed

to the SPIB block.

Other Signals

EXT_1K

Reference resistor. Connect to a 1.5 K

Ω ± 1% precision resistor

to ground. This current should handle a total of 700

μA.

ORSPI4 bảng dữ liệu(PDF) 203 Page - Lattice Semiconductor

ORSPI4 bảng dữ liệu(HTML) 203 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL