ORSPI4 datasheet(61/263 Pages) LATTICE

61 / 263 page

Lattice Semiconductor

ORCA ORSPI4 Data Sheet

Figure 22. Write Synchronization Sequence for 64-Bit Mode

Port 0

Port 1

Port 0

. . .

64-bit Mode (BURST_VAL = 4 example)

1 port duration =

BURST_VAL

clock cycles

End last write no later

than 2 clock cycles before

end of port cycle*

Start 1 st write no sooner than 4

clock cycles before beginning of

initial port cycle*

Port 0,

write 4

. . .

SPI[A,B]_k_CLK_j

SPI[A,B]_k_PORT_ID

* Rules valid for any value of

BURST_VAL in 64-bit mode

Port 0,

write 1

Port 0,

write 2

Port 0,

write 3

. . .

End of data

burst read for

Port 0

Range for Transmit FIFO writes

Minimum separation between repeating

port numbers in Transmit Calendar = 2 for

64-bit mode to allow time to load Transmit

FIFOs for data bursts of any length

Both ports in a minimum separation must

be located in a different bank

Transmit Calendar

Minimum Port Gap

for 64-bit Mode

Port 0

Port 1

Port 0

Set equal

BURST_VAL

for all ports

Conditions for writing to transmit FIFO:

1. If BURST_VAL worth of data is ready to be transmitted

and

2. Port status is not SATISFIED

and

3. Within valid time to load portís transmit FIFO as shown above

then

OK to load transmit FIFO with BURST_VAL of data for that port

ORSPI4 bảng dữ liệu(PDF) 61 Page - Lattice Semiconductor

ORSPI4 bảng dữ liệu(HTML) 61 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL