công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ORSPI4 bảng dữ liệu(PDF) 141 Page - Lattice Semiconductor

tên linh kiện ORSPI4
Giải thích chi tiết về linh kiện  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  LATTICE [Lattice Semiconductor]
Trang chủ  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

ORSPI4 bảng dữ liệu(HTML) 141 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 137Page - Lattice Semiconductor ORSPI4 Datasheet HTML 138Page - Lattice Semiconductor ORSPI4 Datasheet HTML 139Page - Lattice Semiconductor ORSPI4 Datasheet HTML 140Page - Lattice Semiconductor ORSPI4 Datasheet HTML 141Page - Lattice Semiconductor ORSPI4 Datasheet HTML 142Page - Lattice Semiconductor ORSPI4 Datasheet HTML 143Page - Lattice Semiconductor ORSPI4 Datasheet HTML 144Page - Lattice Semiconductor ORSPI4 Datasheet HTML 145Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
141
Figure 76. Read Data and Instruction Word Formats
Figure 77. ORSPI4 Memory Controller Interface to FPGA — Read Timing Diagram
The user can write/read instructions into the read instruction FIFO as long as the MC_RIFIFO_FULL flag is low. If
this flag is high, the FIFO can accept one more instruction. The user can start reading data from the read data
FIFO once the MC_RFIFO_EMPTY flag goes low.
It is the responsibility of the user to:
• Maintain count of data from the read data FIFO and check if they match the data length provided in the corre-
sponding instruction word
• Associate the data received with the address. Data will be received in the same order as they were requested.
The timing diagram for the read interface for a typical read sequence is shown in Figure 77. The read sequence in
this case consists of reading 2 words from location A0 followed by one word each from locations A1, A2, eight
words from A3 and one word from A4 and A5. The MC_RIFIFO_FULL is asserted after the instruction for location
A2 has been written, indicating that only one more instruction may be written to the instruction FIFO. The read
instruction write to access location A4 cannot occur until the MC_RIFIFO_FULL flag is deasserted. The
MC_RDFIFO_EMPTY flag remains high until data has been read from the QDRII SRAM and is available to the
FPGA logic.
71
0
Read Data
Read Data Word
Address
0
17
Data Length
18
23
31
Read Instruction Word
24
Reserved (low)
F_MC_RCLK
F_MC_RIFIFO_WE
F_MC_RI(23:18)
F_MC_RI(17:0)
MC_RIFIFO_FULL
MC_RDFIFO_EMPTY
F_MC_RDFIFO_RE
MC_RD(71:0)
D4*1
D0*2
D1*1
D2*1
D3*8
A4
A0
A1
A2
A3
D0-1
D1-0
D2-0
D0-0
D1-0
D1-0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com