C167CS datasheet(126/517 Pages) INFINEON

126 / 517 page

C167CS

Derivatives

Clock Generation

User’s Manual

6-8

V2.0, 2000-07

6.3

Oscillator Watchdog

The C167CS provides an Oscillator Watchdog (OWD) which monitors the clock signal

fed to input XTAL1 of the on-chip oscillator (either with a crystal or via external clock

drive) in prescaler or direct drive mode (not if the PLL provides the basic clock). For this

operation the PLL provides a clock signal (base frequency) which is used to supervise

transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock.

When the expected oscillator clock transitions are missing the OWD activates the PLL

Unlock/OWD interrupt node and supplies the CPU with the PLL clock signal instead of

the selected oscillator clock (see Figure 6-4). Under these circumstances the PLL will

oscillate with its base frequency.

In direct drive mode the PLL base frequency is used directly (

fCPU = 2 … 5 MHz).

In prescaler mode the PLL base frequency is divided by 2 (

fCPU = 1 … 2.5 MHz).

If the oscillator clock fails while the PLL provides the basic clock the system will be

supplied with the PLL base frequency anyway.

With this PLL clock signal the CPU can either execute a controlled shutdown sequence

bringing the system into a defined and safe idle state, or it can provide an emergency

operation of the system with reduced performance based on this (normally slower)

emergency clock.

Note: The CPU clock source is only switched back to the oscillator clock after a

hardware reset.

The oscillator watchdog can be disabled by setting bit OWDDIS in register SYSCON.

In this case the PLL remains idle and provides no clock signal, while the CPU clock

signal is derived directly from the oscillator clock or via prescaler or SDD. Also no

interrupt request will be generated in case of a missing oscillator clock.

Note: At the end of an external reset bit OWDDIS reflects the inverted level of pin RD at

that time. Thus the oscillator watchdog may also be disabled via hardware by

(externally) pulling the RD line low upon a reset, similar to the standard reset

configuration via PORT0.

The oscillator watchdog cannot provide full security while the CPU clock signal is

generated by the SlowDown Divider, because the OWD cannot switch to the PLL clock

in this case (see Figure 6-4). OWD interrupts are only recognizable if

fOSC is still

available (e.g. input frequency too low or intermittent failure only).

A broken crystal cannot be detected by software (OWD interrupt server) as no SDD

clock is available in such a case.

C167CS bảng dữ liệu(PDF) 126 Page - Infineon Technologies AG

C167CS bảng dữ liệu(HTML) 126 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL