C167CS datasheet(57/517 Pages) INFINEON

57 / 517 page

C167CS

Derivatives

The Central Processing Unit (CPU)

User’s Manual

4-7

V2.0, 2000-07

Explicit Stack Pointer Updating

None of the RET, RETI, RETS, RETP or POP instructions is capable of correctly using

a new SP register value, which is to be updated by an immediately preceding instruction.

Thus, in order to use the new SP register value without erroneously performed stack

accesses, at least one instruction must be inserted between an explicitly SP-writing and

any subsequent of the just mentioned implicitly SP-using instructions, as shown in the

following example:

:MOV SP,#0FA40H

;select a new top of stack

In + 1:…

;must not be an instruction popping operands

;from the system stack

In + 2:POP R0

;pop word value from new top of stack

;into R0

Note: Conflicts with instructions writing to the stack (PUSH, CALL, SCXT) are solved

internally by the CPU logic.

Controlling Interrupts

Software modifications (implicit or explicit) of the PSW are done in the execute phase of

the respective instructions. In order to maintain fast interrupt responses, however, the

current interrupt prioritization round does not consider these changes, i.e. an interrupt

request may be acknowledged after the instruction that disables interrupts via IEN or

ILVL or after the following instructions. Timecritical instruction sequences therefore

should not begin directly after the instruction disabling interrupts, as shown in the

following examples:

INTERRUPTS_OFF:

BCLR IEN

;globally disable interrupts

;non-critical instruction

;begin of uninterruptable critical sequence

…

;end of uninterruptable critical sequence

INTERRUPTS_ON:

BSET IEN

;globally re-enable interrupts

CRITICAL_SEQUENCE:

ATOMIC #3

;immediately block interrupts

BCLR IEN

;globally disable interrupts

…

;here is the uninterruptable sequence

BSET IEN

;globally re-enable interrupts

Note: The described delay of 1 instruction also applies for enabling the interrupts system

i.e. no interrupt requests are acknowledged until the instruction following the

enabling instruction.

C167CS bảng dữ liệu(PDF) 57 Page - Infineon Technologies AG

C167CS bảng dữ liệu(HTML) 57 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL