PSD813F2 datasheet(83/110 Pages) STMICROELECTRONICS

83 / 110 page

PSD8XX Family

PSD835G2

-70

-90

Symbol

Parameter

Conditions

Min

Max

Min

Max

Unit

tLVLX

ALE or AS Pulse Width

tAVLX

Address Setup Time

(Note 1)

tLXAX

Address Hold Time

(Note 1)

tAVWL

Address Valid to Leading

Edge of WR

(Notes 1 and 3)

t SLWL

CS Valid to Leading Edge of WR

(Note 3)

t DVWH

WR Data Setup Time

(Note 3)

t WHDX

WR Data Hold Time

(Notes 3 and 7)

t WLWH

WR Pulse Width

(Note 3)

tWHAX1

Trailing Edge of WR to Address

Invalid

(Note 3)

tWHAX2

Trailing Edge of WR to DPLD

Address Input Invalid

(Note 3 and 6)

tWHPV

Trailing Edge of WR to Port Output

Valid Using I/O Port Data Register

(Note 3)

tWLMV

WR Valid to Port Output Valid Using

Micro

⇔Cell Register Preset/Clear

(Notes 3 and 4)

Data Valid to Port Output Valid

tDVMV

Using Micro

⇔Cell Register

(Notes 3 and 5)

Preset/Clear

tAVPV

Address Input Valid to Address

(Note 2)

Output Delay

Write Timing (5 V ± 10% Versions)

NOTES: 1.

Any input used to select an internal PSD8XX function.

In multiplexed mode, latched addresses generated from ADIO delay to address output on any Port.

WR timing has the same timing as E and DS signals.

Assuming data is stable before active write signal.

Assuming write is active before data becomes valid.

tWHAX2 is Address Hold Time for DPLD inputs that are used to generate chip selects for internal PSD memory.

tWHDX is 6ns when writing to the Output Micro⇔Cell Registers AB and BC.

Microcontroller Interface – PSD835G2 AC/DC Parameters

(5V ± 10% Versions)

PSD813F2 bảng dữ liệu(PDF) 83 Page - STMicroelectronics

PSD813F2 bảng dữ liệu(HTML) 83 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL