RZSLASHN2L datasheet(41/128 Pages) RENESAS

41 / 128 page

CKIO pin output

tCKcyc

1/2 VCC33

tCKH

tCKL

tCKf

tCKr

VOH33

VOL33

1/2 VCC33

VOL33

VOH33

Figure 2.2

CKIO pin output timing

2.5.1.2

Ethernet PHY Reference Clock Output Timing

Conditions:

C = 30 pF (ETHn_REFCLK)

C = 20 pF (RMIIn_REFCLK)

Table 2.16

Ethernet PHY reference clock output timing

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Unit

ETHn_REFCLK cycle time

tCK

—

ETHn_REFCLK frequency

—

25.00 ± 50 ppm

MHz

EtherCAT in use

25.00 ± 25 ppm

MHz

ETHn_REFCLK duty

—

ETHn_REFCLK rising/falling time

tCKr / tCKf

—

0.5

—

4.0

RMIIn_REFCLK cycle time

tCK

—

RMIIn_REFCLK frequency

—

50.00 ± 50 ppm

MHz

RMIIn_REFCLK duty

—

RMIIn_REFCLK rising/falling time

tCKr / tCKf

—

0.5

—

3.5

ETHn_REFCLK

RMIIn_REFCLK

output

tCK

1/2 VCC1833_n

tCKf

tCKr

VOH

VOL

1/2 VCC1833_n

VOL

VOH

Figure 2.3

Ethernet PHY reference clock output timing

2.5.1.3

EXTCLKIN External Clock Input

Table 2.17

EXTCLKIN clock timing

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Unit

EXTCLKIN external clock frequency

fEXTCLKIN

—

25.00 ± 50 ppm

MHz

EtherCAT in use

25.00 ± 25 ppm

MHz

EXTCLKIN duty

rEXTCLKIN

—

±5%

—

EXTCLKIN rising time

trEXTCLKIN

—

EXTCLKIN falling time

tfEXTCLKIN

—

Note:

When using crystal resonator (i.e. EXTAL/XTAL clock is used), EXTCLKIN should be driven low.

RZ/N2L Datasheet

2. Electrical Characteristics

R01DS0397EJ0140 Rev.1.40

Mar 31, 2026

Page 41 of 128

RZ/N2L bảng dữ liệu(PDF) 41 Page - Renesas Technology Corp

RZ/N2L bảng dữ liệu(HTML) 41 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL