RZSLASHN2L datasheet(40/128 Pages) RENESAS

40 / 128 page

Table 2.14

IO setting (DRCTLm register setting) condition (2 of 2)

Module

Signal

IO type

Voltage

DRCTLm register

DRVn

SRn

SMTn

GPT

(n = 0 to 17)

(m = 0, 1)

GTIOCnA, GTIOCnB

Type A

3.3 V

Middle

Slow

Disable

Type B

3.3 V

Low

Slow

Disable

GTADSMLm, GTADSMPm

—

3.3 V

Low

Slow

Disable

SCI, SPI

All signals

—

3.3 V

High

Fast

Disable

xSPI

(n = 0, 1; m = 0, 1)

XSPIn_CKP, XSPIn_CKN, XSPIn_IO[7:0],

XSPIn_CSm#, XSPIn_DS

—

1.8 V

High

Fast

Disable

—

3.3 V

High

Fast

Enable

Other than the above

—

Low

Slow

Disable

Ethernet Interface

(n = 0 to 2)

ETHn_TXCLK, ETHn_TXD[3:0]

—

1.8 V/3.3 V

High

Fast

Disable

ETHn_TXER

—

3.3 V

Middle

Fast

—

ETHn_RXCLK, ETHn_RXD[3:0]

—

1.8 V/3.3 V

—

Disable

ETHn_RXER, ETHn_COL, ETHn_CRS

—

3.3 V

—

Disable

ETHn_REFCLK, RMIIn_REFCLK

—

3.3 V

High

Fast

—

Other than the above

—

Low

Slow

Disable

SHOSTIF

HSPI_CK, HSPI_CS#, HSPI_IO[7:0]

—

1.8 V/3.3 V

High

Fast

Disable

HSPI_INT#

—

1.8 V/3.3 V

Low

Slow

Disable

PHOSTIF

All signals

Type A

3.3 V

Middle

Slow

Disable

Type B

3.3 V

Low

Slow

Disable

Debug Interface

TRACECLK, TRACECTL, TRACEDATA

[7:0], TDO, TMS

—

3.3 V

High

Fast

Disable

Other than the above

—

Low

Slow

Disable

Other than the above

—

Low

Slow

Disable

2.5.1

Clock Timing

2.5.1.1

CKIO Pin Output Timing

Table 2.15

CKIO pin output timing

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Unit

CKIO pin output cycle time

tCKcyc

Figure 2.2

—

53.4

CKIO pin output high level pulse width tCKH

tCKcyc / 2 − tCKr

—

CKIO pin output low level pulse width

tCKL

tCKcyc / 2 − tCKf

—

CKIO pin output rising time 1

tCKr

CKIO: High drive output

Setting

—

3.8

CKIO pin output falling time 1

tCKf

—

3.8

CKIO pin output rising time 2

tCKr

CKIO: Normal output

setting

—

CKIO pin output falling time 2

tCKf

—

RZ/N2L Datasheet

2. Electrical Characteristics

R01DS0397EJ0140 Rev.1.40

Mar 31, 2026

Page 40 of 128

RZ/N2L bảng dữ liệu(PDF) 40 Page - Renesas Technology Corp

RZ/N2L bảng dữ liệu(HTML) 40 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL