CMV2000 datasheet(39/87 Pages) AMSOSRAM

39 / 87 page

CMV2000

Functional description

Datasheet

• PUBLIC • Document Feedback

DS000734

• v8-00 • 2025-Jul-07

39 / 87

7.3.2

Low-level pixel timing

Figure 30 and Figure 31 show the timing for transfer of 10-bit and 12-bit pixel data over one

LVDS output. To make the timing more clear, the figures show only the p-channel of each

LVDS pair. The data is transferred to LSB first, with the transfer of bit D0 during the high phase

of the DDR output clock OUTCLK.

Figure 30: 10-bit pixel data on an LVDS channel

The time ‘T1’ in Figure 30 is 1/10th of the period of the CLK_IN input clock. If a frequency of

48 MHz is used for CLK_IN (max in 10-bit mode), this results in a 240 MHz OUTCLK

frequency.

Figure 31: 12-bit pixel data on an LVDS channel

The time ‘T2’ in Figure 31 is 1/12th of the period of the CLK_IN input clock. If a frequency of

40 MHz is used for CLK_IN (max in 12-bit mode), this results in a 240 MHz OUTCLK

frequency.

7.3.3

Read-out timing

The read-out of image data is grouped in bursts of 128 pixels per channel. Each pixel is either

10 or 12 bits of data (see Chapter 7.3.2). One complete pixel period equals one period of the

input clock CLK_IN. For details on pixel remapping and pixel vs. channel location please see

chapter 7.3.4 of this document. An overhead time exists between two bursts of 128 pixels. This

overhead time has the same length of one pixel read-out (i.e. the length of 10 or 12 bits at the

selected data rate or one CLK_IN period). For details on how to program the sequencer for

different output modes, see chapter 7.5.1.

OUTCLK_P

OUTX_P

D10

D11

D10

D11

OUTCLK_P

OUTX_P

CMV2000 bảng dữ liệu(PDF) 39 Page - ams-OSRAM AG